From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 426EDC10F0E for ; Mon, 15 Apr 2019 20:14:28 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 0837E2075B for ; Mon, 15 Apr 2019 20:14:28 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="laVgbQDm" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728215AbfDOUO0 (ORCPT ); Mon, 15 Apr 2019 16:14:26 -0400 Received: from mail-wm1-f67.google.com ([209.85.128.67]:36579 "EHLO mail-wm1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728252AbfDOUO0 (ORCPT ); Mon, 15 Apr 2019 16:14:26 -0400 Received: by mail-wm1-f67.google.com with SMTP id h18so22060776wml.1 for ; Mon, 15 Apr 2019 13:14:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=7Zz8Pw0IywdVZmLzpySUK8y6rx1aYgJaetDtTdtCR2A=; b=laVgbQDmn6rBRABo2BVuka1E8Rt00qmmM6nVwd7nll+IwZjktgdwjUqveKRB222SVk JcQe1HH5L51ykMuTExgq8UUt9VVpWpBIY2neOHvN7NpRSeDnOHMyoKfTmISXTad1Ll5a CAmMmdrU00jaIr89AE5Nisw3DbtawIXvd1bV9hmoGx8JDCJF+j+TZO4YHJxUAIagv6WY rDGmh96DgqOeAq8xUe57ClYPsIwxYuk0OA8sq8hSt2DyvCACtz2YkUsTswExi7/mW/Bb R+TkkoSk3Yp1fYoHX8f8yeALHB1OcjAAC5iqTebvXqzj8Vf6CB7bnkjALcz8qzToQgO9 MpoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=7Zz8Pw0IywdVZmLzpySUK8y6rx1aYgJaetDtTdtCR2A=; b=gO186P6m0VVATVZpqnYdeMYkOMeSipYkNeVXhoL/cJKf9BnIKEt03D+NhUhEgR1v3E 5bWy3tI0PJJ6QGiq/0yGeK7AvUj0cmKPsF0lZCYIzIJBy+wg1cG6/OQQ+6VTuMzFE2uU ap+osKS/3M/E+pW4sR485ar+h2ridehf0AObE/SaxL3Dg/cr5BjExlhKgw09PJbMmW/F E/OSDEFL+ovhCVcUlzyf8wzj3ZbBuffLVfH9HLbxawNS7FumwNRKNxJO6UGisemInUxU dvzoXsHXUZsp0xSRy2hpB9sllTvhvi0JxYW2gr0dMqJcQNx2mihUEWYKV8df1mc/LQw+ PUEA== X-Gm-Message-State: APjAAAVhMhQgGe0Hivhh0bpEtXC35zDW+FLgHXkxvDtUmT3UKY3zMAi+ orRDALjNy5/0KYAjMxFQ4IoCgw== X-Google-Smtp-Source: APXvYqyQEzln6XOWM2ynJw+YQDlBCHdojlOjEpDDncEpFUsCoZksmuMhNCEow97MqpcvRWyoI8mYdQ== X-Received: by 2002:a7b:c155:: with SMTP id z21mr23776423wmi.1.1555359263779; Mon, 15 Apr 2019 13:14:23 -0700 (PDT) Received: from [192.168.0.41] (4.112.130.77.rev.sfr.net. [77.130.112.4]) by smtp.googlemail.com with ESMTPSA id e1sm84213999wrw.66.2019.04.15.13.14.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 15 Apr 2019 13:14:23 -0700 (PDT) Subject: Re: [PATCH RESEND V11 4/4] arm64: dts: imx: add i.MX8QXP thermal support To: Anson Huang , "robh+dt@kernel.org" , "mark.rutland@arm.com" , "shawnguo@kernel.org" , "s.hauer@pengutronix.de" , "kernel@pengutronix.de" , "festevam@gmail.com" , "catalin.marinas@arm.com" , "will.deacon@arm.com" , "rui.zhang@intel.com" , "edubezval@gmail.com" , Aisheng Dong , "ulf.hansson@linaro.org" , Peng Fan , Daniel Baluta , "horms+renesas@verge.net.au" , "heiko@sntech.de" , Andy Gross , "maxime.ripard@bootlin.com" , "bjorn.andersson@linaro.org" , "jagan@amarulasolutions.com" , "enric.balletbo@collabora.com" , "ezequiel@collabora.com" , "stefan.wahren@i2se.com" , "marc.w.gonzalez@free.fr" , "olof@lixom.net" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-pm@vger.kernel.org" Cc: dl-linux-imx References: <1554881866-26333-1-git-send-email-Anson.Huang@nxp.com> <1554881866-26333-4-git-send-email-Anson.Huang@nxp.com> From: Daniel Lezcano Message-ID: <13bc5836-cc0e-82f7-60ef-3ef544aa8ec2@linaro.org> Date: Mon, 15 Apr 2019 22:14:20 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <1554881866-26333-4-git-send-email-Anson.Huang@nxp.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-pm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org On 10/04/2019 09:43, Anson Huang wrote: > Add i.MX8QXP CPU thermal zone support. > > Signed-off-by: Anson Huang > --- > Changes since V10: > - remove property "imx,sensor-resource-id" and put HW resource ID inside each > thermal-sensors' phandle argument. > --- > arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 33 ++++++++++++++++++++++++++++++ > 1 file changed, 33 insertions(+) > > diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi > index 70ef3db..cc1d877 100644 > --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi > @@ -10,6 +10,7 @@ > #include > #include > #include > +#include > > / { > interrupt-parent = <&gic>; > @@ -149,6 +150,11 @@ > rtc: rtc { > compatible = "fsl,imx8qxp-sc-rtc"; > }; > + > + tsens: thermal-sensor { > + compatible = "fsl,imx8qxp-sc-thermal", "fsl,imx-sc-thermal"; > + #thermal-sensor-cells = <1>; > + }; > }; > > timer { > @@ -484,4 +490,31 @@ > power-domains = <&pd IMX_SC_R_GPIO_7>; > }; > }; > + > + thermal_zones: thermal-zones { > + cpu-thermal0 { > + polling-delay-passive = <250>; > + polling-delay = <2000>; > + thermal-sensors = <&tsens IMX_SC_R_SYSTEM>; > + trips { > + cpu_alert0: trip0 { > + temperature = <107000>; > + hysteresis = <2000>; > + type = "passive"; > + }; > + cpu_crit0: trip1 { > + temperature = <127000>; > + hysteresis = <2000>; > + type = "critical"; > + }; > + }; > + cooling-maps { > + map0 { > + trip = <&cpu_alert0>; > + cooling-device = > + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&A35_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&A35_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > + }; > + }; > + }; > + }; > }; > -- Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog