From mboxrd@z Thu Jan 1 00:00:00 1970 From: Lorenzo Pieralisi Subject: Re: [PATCH v2 10/11] PM / Hibernate: clean cached pages on architectures that require it Date: Tue, 17 Nov 2015 12:38:07 +0000 Message-ID: <20151117123807.GA22216@red-moon> References: <1445966960-31724-1-git-send-email-james.morse@arm.com> <2039611.PJaFlk1sMi@vostro.rjw.lan> <20151112114705.GA2657@red-moon> <3180507.pKM8OzKjXO@vostro.rjw.lan> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Received: from foss.arm.com ([217.140.101.70]:56504 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752838AbbKQMhN (ORCPT ); Tue, 17 Nov 2015 07:37:13 -0500 Content-Disposition: inline In-Reply-To: <3180507.pKM8OzKjXO@vostro.rjw.lan> Sender: linux-pm-owner@vger.kernel.org List-Id: linux-pm@vger.kernel.org To: "Rafael J. Wysocki" Cc: James Morse , Pavel Machek , linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, Will Deacon , Sudeep Holla , Kevin Kang , Geoff Levand , Catalin Marinas , Mark Rutland , AKASHI Takahiro , wangfei , Marc Zyngier , Russell King , "David S. Miller" , Benjamin Herrenschmidt , Guan Xuetao , Ralf Baechle , Heiko Carstens [Cc'ed maintainers of affected arches] On Sat, Nov 14, 2015 at 12:38:50AM +0100, Rafael J. Wysocki wrote: > On Thursday, November 12, 2015 11:47:05 AM Lorenzo Pieralisi wrote: > > On Thu, Nov 12, 2015 at 01:48:32AM +0100, Rafael J. Wysocki wrote: > > > On Wednesday, November 11, 2015 11:40:39 AM Lorenzo Pieralisi wrote: > > > > Hi Pavel, Rafael, > > > > > > > > Do you have any feedback on this patch ? > > > > > > > > It is fundamental to this series and affects Hibernate core code so if you > > > > have any feedback that would be much appreciated. > > > > > > I'm really not familiar with the flush_icache_range() interface. > > > > > > What exactly does it do? > > > > It is used to sync a memory range that is written into (eg loading > > modules, copying from snapshot is basically the same thing, reads from > > storage and restore pages that might well be executable code), in particular > > to sync the I-cache and the D-cache, eg on arm64 the page that the snapshot > > code is copying might be executable code that has to be cleaned from the > > D-cache so that it is made visible to the I-cache. > > > > On x86 it is a NOP AFAIK. > > If that's the case, I have no problems with this change as long as the code > works on architectures with non-trivial flush_icache_range(). I Cc'ed the respective arches maintainers, it should work (it may make resuming a bit slower, owing to the cache syncing), problem is that we have no way of testing it on platforms other than arm/arm64. How do you want us to go on about this ? Should we add a config option to prevent calling flush_icache_range() on all platforms (where it is not a nop) ? Thanks a lot ! Lorenzo