From: Xi Pardee <xi.pardee@linux.intel.com>
To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com,
david.e.box@linux.intel.com, hdegoede@redhat.com,
ilpo.jarvinen@linux.intel.com,
platform-driver-x86@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org
Subject: [PATCH v1 0/5] Enable SSRAM support in PTL and LNL
Date: Sat, 21 Jun 2025 14:05:20 -0700 [thread overview]
Message-ID: <20250621210529.237964-1-xi.pardee@linux.intel.com> (raw)
This series enables SSRAM support, including achieving PMC information
and low power mode substate requirements from telemetry region, in Lunar
Lake and Panther Lake platforms for Intel PMC Core driver.
The first patch enables SSRAM support for Lunar Lake. The next three
patches introduces a new table in telemetry region to get substate
requirement information for platforms starting from Panther Lake. The
last patch enables SSRAM support for Panther Lake.
Xi Pardee (5):
platform/x86:intel/pmc: Enable SSRAM support for Lunar Lake
platform/x86:intel/pmc: Move telemetry endpoint register handling
platform/x86:intel/pmc: Improve function to show substate header
platform/x86:intel/pmc: Show substate requirement for S0ix blockers
platform/x86:intel/pmc: Enable SSRAM support for Panther Lake
drivers/platform/x86/intel/pmc/arl.c | 1 +
drivers/platform/x86/intel/pmc/core.c | 163 +++++++++++++++++++++-----
drivers/platform/x86/intel/pmc/core.h | 14 +++
drivers/platform/x86/intel/pmc/lnl.c | 17 +++
drivers/platform/x86/intel/pmc/mtl.c | 1 +
drivers/platform/x86/intel/pmc/ptl.c | 30 +++++
6 files changed, 194 insertions(+), 32 deletions(-)
--
2.43.0
next reply other threads:[~2025-06-21 21:05 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-21 21:05 Xi Pardee [this message]
2025-06-21 21:05 ` [PATCH v1 1/5] platform/x86:intel/pmc: Enable SSRAM support for Lunar Lake Xi Pardee
2025-06-21 21:05 ` [PATCH v1 2/5] platform/x86:intel/pmc: Move telemetry endpoint register handling Xi Pardee
2025-06-21 21:05 ` [PATCH v1 3/5] platform/x86:intel/pmc: Improve function to show substate header Xi Pardee
2025-06-21 21:05 ` [PATCH v1 4/5] platform/x86:intel/pmc: Show substate requirement for S0ix blockers Xi Pardee
2025-06-21 21:05 ` [PATCH v1 5/5] platform/x86:intel/pmc: Enable SSRAM support for Panther Lake Xi Pardee
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250621210529.237964-1-xi.pardee@linux.intel.com \
--to=xi.pardee@linux.intel.com \
--cc=david.e.box@linux.intel.com \
--cc=hdegoede@redhat.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=irenic.rajneesh@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=platform-driver-x86@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox