From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1ADE62D7DDC for ; Sat, 8 Nov 2025 03:23:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762572233; cv=none; b=dGT6YSijXm90rGPuRMm+RWc64W/DPAg3iF5Iei15HddliSqBqV2PaQB6rlMeFPbsuN2BTLMt3NWuO7lfmRNg2ZnmEOeHErNlJJ8CkcXDbuVJQRzfLZBkkBAyKJCxWtCjcGUYsNeRTE86RXJiLqqVpCmj7kgBZQbPzawIfBcm4sY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762572233; c=relaxed/simple; bh=6JV6iijCVKWK12xOisbku7kPcAUn8AtYsjIJ5OCWPFI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NexKSEkFWdNUdzirj5HfdfkXC+Ls58jc9DPtCdSpHeFCZ8ft+VTh5NPfrmiL+MzWCshMdMrl9PyempTgnMX0TFukn6DXHjAbj4n5q50ts3D3bnmaWH6fO/OcFQbxLvhOO52UmckknOOSoQRvHgfnK11DQGcg60nTc/x9VmQdv0o= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=eha4cnon; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kHBPSFL1; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="eha4cnon"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kHBPSFL1" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5A80hYTj354764 for ; Sat, 8 Nov 2025 03:23:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Fr/wxR5o/dgbV3wh8KKr+sf9R0I5j0Vgjg2foUPt36M=; b=eha4cnonGwBYSZvy pYmc4n79gp2n0VHCHz2WBs9/CGxFuO4k09cdoLUDuiFwJ21v+2o4Cf2eJqdUCiXd EJ9YDnN2up2Pe4KBe53Ok9H/+MXNb8Icr5nWex46rBdOno9EfsSLi+u9iSJmVE23 PbMc0cszoPeaUtpQvtsiHMzQISnYVT8mD4jLrOOf8Ilu5yKdJXfMfOEFolsGXY1E s0+1F60ZqQrCU7BnxB0ch74O29WcOtm3HWoQf0rvlWF1tqWk/HkFwrokntx3rUVq UOSQ0XtxsOEGqqKU0KEjdkNhJJmul5RBe4aTPeYanllwNvu51nKwvU0vG7nljasH fb4BmA== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a9ujfg73j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 08 Nov 2025 03:23:50 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-ba4c6ac8406so1160630a12.0 for ; Fri, 07 Nov 2025 19:23:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1762572229; x=1763177029; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Fr/wxR5o/dgbV3wh8KKr+sf9R0I5j0Vgjg2foUPt36M=; b=kHBPSFL1zJkYxNUyOvxqH5nB8vI+f70M5/9TQmyOAzqL1dnfwZGqsKlrzZwN0S9mD9 WZfUnsgZwJxbZ1VzM5H0C5nzebiKxUuYZwwKQq29bLy7aOTVWRLRHqcchKeOrJE9LYf+ fCZ88TrCf+BAxll0lkvg7zb/ok+FHppHZRANvkVu0c9HaQ35RtWNFYQqxE9Hfs2iW2h3 3QZfvLsXFWSVbzaHFt/Zjax1Ks0ZKn4Bh4ov4v5NYX6ah4us6+LI/O3c9naozQnWTCHH H+2RPEFXgtiEfPqp75zVBaxqnYm4+djfgf18Y79W6/ZbS8yKNxnxePStcSZTRw+d2ORI ZA0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762572229; x=1763177029; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Fr/wxR5o/dgbV3wh8KKr+sf9R0I5j0Vgjg2foUPt36M=; b=rSvVVnWLyN0Ks/FGvUbtEXXnrDRNYL4kgoAr5mJ151TH/eiJ7X1M7HWjWjhSR0VRzR nGql0pJiEuzKhvmQt5E+ECmj0eybI4bz/xYeMZzynAqSWvEPwG1xVNtGctDs6OUWIIwS 3QUamwLSPvi/7LezIRbZ10K+0whWFeBclK9cfWL94VGAsInDd38u1ekZQPl7IzVaN21w SdqKdmqfVlJG/ApfNGrTAn6LPBLh6KVM+7XfpWrZbCb5rHXfMrrTQ+0LaOa5sRB76WWz NV3o+rJ3SdR21W/G4wJP7FGHguimIlVuUc0L+xhhc2YOW8n2QO0DOfd4ZPdcrvod3Tp/ Kj2Q== X-Forwarded-Encrypted: i=1; AJvYcCUC5yF4yVMlulk9tqyx0HyM+v3S5G5ChC0HVS7ynL5vkia3Z9pyVbzgigSGug9hCRdZHwdQCORqNg==@vger.kernel.org X-Gm-Message-State: AOJu0YzQrMhk937bM34FlIeuiUsTwrc+9/bslj9X6vK7wBq33d1Mof4y oIl/KunJUMUS2T/0PTCH6f7HvCU6Iok3G97g0XzhPJgGU47SGJan+SmKBfGzzzKHwNWm8iP4FuC fmtJamRV64DEE1xU5EaeAr+wW3l/9fnRG1G5gfyPHEabB7eLfohbWCwbpo/5a7A== X-Gm-Gg: ASbGnctKpDIKMy0YfAwmBy5VBLVp1i0qbJXPx66HWiBCtsKT/pajKBtpXShdAM9JjON 0SYsXkvbNJHnhML7/avegXV07PRd+9w2fqJBszg9z0mvDdt/TtBML/ZgMuGi4sw5/PW418mEuZb q4Wxopu569CNb7CjHGVFDTMx5MeC4baN3dY8DmcwjI6B3RUPnvYUOdZDZFTYrKwgedq85GlI3MR cyjNHCHYxUoLTBZANdULFU8JpCgcw+BbpuPtC3TLTwNs7aga/a1ZFtI2mm0fxU4DGEEzdK1dm1B D3EpriJsf2Ah2OGsI6IRze3Xu5TQWjdlb6viMxI2KLGXI34TynArftVg5N7297mzj9v/L8ymRT1 20o8Z7qiobagI/Et7mXrUDsqLsFxyTX8= X-Received: by 2002:a17:903:3888:b0:295:82b4:216a with SMTP id d9443c01a7336-297e571465dmr18065485ad.55.1762572229264; Fri, 07 Nov 2025 19:23:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IFsPQGg2btR0xGIz5xypocjn6Gr6qICR5EqNd0NlnUfF0QOLxZ9gXCvB7HPRKNZ1zn5VRPVqw== X-Received: by 2002:a17:903:3888:b0:295:82b4:216a with SMTP id d9443c01a7336-297e571465dmr18065105ad.55.1762572228652; Fri, 07 Nov 2025 19:23:48 -0800 (PST) Received: from [192.168.0.104] ([106.219.179.230]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-297d83c941esm19942445ad.44.2025.11.07.19.23.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Nov 2025 19:23:48 -0800 (PST) From: Manivannan Sadhasivam Date: Sat, 08 Nov 2025 08:53:20 +0530 Subject: [PATCH v2 2/4] PCI/pwrctrl: Add support for handling PCIe M.2 connectors Precedence: bulk X-Mailing-List: linux-pm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20251108-pci-m2-v2-2-e8bc4d7bf42d@oss.qualcomm.com> References: <20251108-pci-m2-v2-0-e8bc4d7bf42d@oss.qualcomm.com> In-Reply-To: <20251108-pci-m2-v2-0-e8bc4d7bf42d@oss.qualcomm.com> To: Bjorn Helgaas , Manivannan Sadhasivam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski Cc: linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, Stephan Gerhold , Dmitry Baryshkov , linux-pm@vger.kernel.org, Manivannan Sadhasivam X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3917; i=manivannan.sadhasivam@oss.qualcomm.com; h=from:subject:message-id; bh=6JV6iijCVKWK12xOisbku7kPcAUn8AtYsjIJ5OCWPFI=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBpDre1vSB6sn4ipoEY4JQzaVgP68zyXEyRCh4BV fbwo8ZR0IyJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCaQ63tQAKCRBVnxHm/pHO 9ahiB/4s48SNsDwbsKrC+vFr7Or7Us7fMwNs4pr1f839l3M87RDgsCEV8U7ygcvWxHHzaorxDMB OlXKx5b+lkbJg7oA0renkTbPsqsBVaOaHSi4GgvEGDVP7l7jncYrks+w2Z26chBez01zUbUwOEQ Du5vFLPLcQJYSsdXXYTO132u766HKyaSUBnRJdd4yIYIz9GVPoJH/G1PRTr6a3T+MzVmy6PxOeH vV8JQdKMS9gb3tzORHtptODmkArVv/ZFr1bsbcoAackq8hHjDoxvqj8bjm5wrL7aS5MUCcGfRpT ELH42cpIYGriIhZbq58VhMPWLGeubRnDdAXtq/Y8vrHfFVQt X-Developer-Key: i=manivannan.sadhasivam@oss.qualcomm.com; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 X-Authority-Analysis: v=2.4 cv=bpZBxUai c=1 sm=1 tr=0 ts=690eb7c6 cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=qronr9GGDLuyXDLutoyxMA==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=T-2iuOupZRtFYbKAKI8A:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 X-Proofpoint-GUID: vpeXvQTPsi_U9-RJid_JBP_wxOAQ4-Xa X-Proofpoint-ORIG-GUID: vpeXvQTPsi_U9-RJid_JBP_wxOAQ4-Xa X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTA4MDAyNyBTYWx0ZWRfX+t7s0HL1rKsi /nQ9VuF5xJ8zhvynpqFjGCo1K/eDmBNd6MiykgakSO7klbH4Ti/v0AAH6HMDTXKNHsenyIh3Y7I 7UTwJs4aCQ7n+FfYT+vTs1Ipxp/cCaHS2LX63uTHXPPBO4PFq5+90AiNyVgCFd5Hy5L16bFAKMT 8LZO4xuSJ8zh3iI+DUXWN5Tmq+SYyMEfAu1nS1XQTvjAkZ/l3X8AtRgt9py5Zhq0GsQKQU2VA1A d0YMphc0YqVaRaXERAmfQF0dD2kcOw2+Vx6il1bhTSBb/eO79C/9jlNK+Xn1AXHigiUvczdo4Rg Rxt0JXvrkuX0V0VpXDnYF22B5Yo8e0XI+a4+NAgGZkVMt73QBg7d+A+J/SE2WwX6tseTWDkW+e9 /VLKetHhXn/+WFTugjyUUwKpb/9Xaw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-08_01,2025-11-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 clxscore=1015 bulkscore=0 suspectscore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511080027 Add support for handling the PCIe M.2 connectors as Power Sequencing devices. These connectors are exposed as the Power Sequencing devices as they often support multiple interfaces like PCIe/SATA, USB/UART to the host machine and each interfaces could be driven by different client drivers at the same time. This driver handles the PCIe interface of these connectors. It first checks for the presence of the graph port in the Root Port node with the help of of_graph_is_present() API, if present, it acquires/poweres ON the corresponding pwrseq device. Once the pwrseq device is powered ON, the driver will skip parsing the Root Port/Slot resources and registers with the pwrctrl framework. Signed-off-by: Manivannan Sadhasivam --- drivers/pci/pwrctrl/Kconfig | 1 + drivers/pci/pwrctrl/slot.c | 35 ++++++++++++++++++++++++++++++----- 2 files changed, 31 insertions(+), 5 deletions(-) diff --git a/drivers/pci/pwrctrl/Kconfig b/drivers/pci/pwrctrl/Kconfig index 6956c18548114ce12247b560f1ef159eb7e90b10..9a195cb7e117465625c68301534af22000dfca8d 100644 --- a/drivers/pci/pwrctrl/Kconfig +++ b/drivers/pci/pwrctrl/Kconfig @@ -13,6 +13,7 @@ config PCI_PWRCTRL_PWRSEQ config PCI_PWRCTRL_SLOT tristate "PCI Power Control driver for PCI slots" + select POWER_SEQUENCING select PCI_PWRCTRL help Say Y here to enable the PCI Power Control driver to control the power diff --git a/drivers/pci/pwrctrl/slot.c b/drivers/pci/pwrctrl/slot.c index 3320494b62d890ffbae6f125e2704167ebccf7b9..d46c2365208ac87c4e83ba8d69ac1914d9bf9088 100644 --- a/drivers/pci/pwrctrl/slot.c +++ b/drivers/pci/pwrctrl/slot.c @@ -8,8 +8,10 @@ #include #include #include +#include #include #include +#include #include #include @@ -17,12 +19,18 @@ struct pci_pwrctrl_slot_data { struct pci_pwrctrl ctx; struct regulator_bulk_data *supplies; int num_supplies; + struct pwrseq_desc *pwrseq; }; static void devm_pci_pwrctrl_slot_power_off(void *data) { struct pci_pwrctrl_slot_data *slot = data; + if (slot->pwrseq) { + pwrseq_power_off(slot->pwrseq); + return; + } + regulator_bulk_disable(slot->num_supplies, slot->supplies); regulator_bulk_free(slot->num_supplies, slot->supplies); } @@ -38,6 +46,20 @@ static int pci_pwrctrl_slot_probe(struct platform_device *pdev) if (!slot) return -ENOMEM; + if (of_graph_is_present(dev_of_node(dev))) { + slot->pwrseq = devm_pwrseq_get(dev, "pcie"); + if (IS_ERR(slot->pwrseq)) + return dev_err_probe(dev, PTR_ERR(slot->pwrseq), + "Failed to get the power sequencer\n"); + + ret = pwrseq_power_on(slot->pwrseq); + if (ret) + return dev_err_probe(dev, ret, + "Failed to power-on the device\n"); + + goto skip_resources; + } + ret = of_regulator_bulk_get_all(dev, dev_of_node(dev), &slot->supplies); if (ret < 0) { @@ -53,17 +75,20 @@ static int pci_pwrctrl_slot_probe(struct platform_device *pdev) return ret; } - ret = devm_add_action_or_reset(dev, devm_pci_pwrctrl_slot_power_off, - slot); - if (ret) - return ret; - clk = devm_clk_get_optional_enabled(dev, NULL); if (IS_ERR(clk)) { + regulator_bulk_disable(slot->num_supplies, slot->supplies); + regulator_bulk_free(slot->num_supplies, slot->supplies); return dev_err_probe(dev, PTR_ERR(clk), "Failed to enable slot clock\n"); } +skip_resources: + ret = devm_add_action_or_reset(dev, devm_pci_pwrctrl_slot_power_off, + slot); + if (ret) + return ret; + pci_pwrctrl_init(&slot->ctx, dev); ret = devm_pci_pwrctrl_device_set_ready(dev, &slot->ctx); -- 2.48.1