From: "Jernej Škrabec" <jernej.skrabec@gmail.com>
To: Viresh Kumar <viresh.kumar@linaro.org>, Conor Dooley <conor@kernel.org>
Cc: Brandon Cheo Fusi <fusibrandon13@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>, Chen-Yu Tsai <wens@csie.org>,
Samuel Holland <samuel@sholland.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
"Rafael J . Wysocki" <rafael@kernel.org>,
Yangtao Li <tiny.windzz@gmail.com>,
devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org,
linux-pm@vger.kernel.org
Subject: Re: [PATCH 1/5] riscv: dts: allwinner: Update opp table to allow CPU frequency scaling
Date: Thu, 14 Dec 2023 17:36:59 +0100 [thread overview]
Message-ID: <2177637.Mh6RI2rZIc@archlinux> (raw)
In-Reply-To: <20231214-junkyard-corset-d35b01bad69f@spud>
On Thursday, December 14, 2023 2:47:14 PM CET Conor Dooley wrote:
> On Thu, Dec 14, 2023 at 04:44:46PM +0530, Viresh Kumar wrote:
> > On 14-12-23, 11:33, Brandon Cheo Fusi wrote:
> > > Two OPPs are currently defined for the D1/D1s; one at 408MHz and
> > > another at 1.08GHz. Switching between these can be done with the
> > > "sun50i-cpufreq-nvmem" driver. This patch populates the opp table
> > > appropriately, with inspiration from
> > > https://github.com/Tina-Linux/linux-5.4/blob/master/arch/riscv/boot/dts/sunxi/sun20iw1p1.dtsi
> > >
> > > The supply voltages are PWM-controlled, but support for that IP
> > > is still in the works. So stick to a fixed 0.9V vdd-cpu supply,
> > > which seems to be the default on most D1 boards.
> > >
> > > Signed-off-by: Brandon Cheo Fusi <fusibrandon13@gmail.com>
> > > ---
> > > arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 18 +++++++++++++++---
> > > 1 file changed, 15 insertions(+), 3 deletions(-)
> > >
> > > diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi
> > > index 64c3c2e6c..e211fe4c7 100644
> > > --- a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi
> > > +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi
> > > @@ -39,16 +39,22 @@ cpu0_intc: interrupt-controller {
> > > };
> > >
> > > opp_table_cpu: opp-table-cpu {
> > > - compatible = "operating-points-v2";
> > > + compatible = "allwinner,sun20i-d1-operating-points",
> >
> > I don't think you should add a new compatible for every SoC that needs
> > to be supported by a DT bindings and cpufreq driver. Maybe you should
> > just reuse "allwinner,sun50i-h6-operating-points" and it will work
> > fine for you ?
> >
> > Rob ?
>
> The driver can definitely just reuse sun50i-h6, but the binding and
> devicetree should have a soc-specific compatible for the sun20i-d1.
Correct. This is to avoid later regrets if it turns out there are some slight
differences or additional functionality.
Best regards,
Jernej
>
> That said, the compatible does need to be documented, there's a
> dt-bindings patch missing from this series.
>
> Cheers,
> Conor.
next prev parent reply other threads:[~2023-12-14 16:37 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-14 10:33 [PATCH 0/5] cpufreq support for the D1 Brandon Cheo Fusi
2023-12-14 10:33 ` [PATCH 1/5] riscv: dts: allwinner: Update opp table to allow CPU frequency scaling Brandon Cheo Fusi
2023-12-14 11:14 ` Viresh Kumar
2023-12-14 13:47 ` Conor Dooley
2023-12-14 16:36 ` Jernej Škrabec [this message]
2023-12-15 15:18 ` Brandon Cheo Fusi
2023-12-15 15:12 ` Brandon Cheo Fusi
2023-12-14 10:33 ` [PATCH 2/5] cpufreq: sun50i: Add D1 support Brandon Cheo Fusi
2023-12-14 16:29 ` Jernej Škrabec
2023-12-14 16:40 ` Andre Przywara
2023-12-14 17:15 ` Jernej Škrabec
2023-12-14 10:33 ` [PATCH 3/5] cpufreq: dt-platdev: Blocklist allwinner,sun20i-d1 SoC Brandon Cheo Fusi
2023-12-14 16:30 ` Jernej Škrabec
2023-12-14 10:33 ` [PATCH 4/5] cpufreq: Add support for RISC-V CPU Frequency scaling drivers Brandon Cheo Fusi
2023-12-14 11:17 ` Viresh Kumar
2023-12-15 15:17 ` Brandon Cheo Fusi
2023-12-15 21:09 ` Samuel Holland
2023-12-18 6:09 ` Viresh Kumar
2023-12-14 10:33 ` [PATCH 5/5] cpufreq: Make sun50i h6 cpufreq Kconfig option generic Brandon Cheo Fusi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2177637.Mh6RI2rZIc@archlinux \
--to=jernej.skrabec@gmail.com \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fusibrandon13@gmail.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=rafael@kernel.org \
--cc=robh+dt@kernel.org \
--cc=samuel@sholland.org \
--cc=tiny.windzz@gmail.com \
--cc=viresh.kumar@linaro.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).