From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Bartosz Golaszewski <brgl@bgdev.pl>,
Sebastian Reichel <sre@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Andy Gross <agross@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>, Arnd Bergmann <arnd@arndb.de>
Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Subject: Re: [PATCH v4 4/5] dt-bindings: iommu: arm,smmu: enable clocks for sa8775p Adreno SMMU
Date: Tue, 16 May 2023 13:42:39 +0200 [thread overview]
Message-ID: <9f2c0b2d-b11e-512f-1566-5097547c60d1@linaro.org> (raw)
In-Reply-To: <20230417125844.400782-5-brgl@bgdev.pl>
On 17/04/2023 14:58, Bartosz Golaszewski wrote:
> From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
>
> The GPU SMMU will require the clocks property to be set so put the
> relevant compatible into the adreno if-then block.
>
> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
> ---
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-05-16 11:42 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-17 12:58 [PATCH v4 0/5] arm64: dts: qcom: sa8775p: add more IOMMUs Bartosz Golaszewski
2023-04-17 12:58 ` [PATCH v4 1/5] arm64: defconfig: enable the SA8775P GPUCC driver Bartosz Golaszewski
2023-04-17 12:58 ` [PATCH v4 2/5] arm64: dts: qcom: sa8775p: add the pcie smmu node Bartosz Golaszewski
2023-04-18 7:32 ` Krzysztof Kozlowski
2023-04-18 16:52 ` Eric Chanudet
2023-04-18 20:48 ` Konrad Dybcio
2023-04-19 3:39 ` Shazad Hussain
2023-04-17 12:58 ` [PATCH v4 3/5] arm64: dts: qcom: sa8775p: add the GPU clock controller node Bartosz Golaszewski
2023-04-17 12:58 ` [PATCH v4 4/5] dt-bindings: iommu: arm,smmu: enable clocks for sa8775p Adreno SMMU Bartosz Golaszewski
2023-05-16 10:07 ` Bartosz Golaszewski
2023-05-16 10:33 ` Krzysztof Kozlowski
2023-05-16 11:34 ` Bartosz Golaszewski
2023-05-16 11:42 ` Krzysztof Kozlowski [this message]
2023-05-30 9:47 ` Bartosz Golaszewski
2023-05-30 13:17 ` Krzysztof Kozlowski
2023-06-05 15:29 ` Will Deacon
2023-04-17 12:58 ` [PATCH v4 5/5] arm64: dts: qcom: sa8775p: add the GPU IOMMU node Bartosz Golaszewski
2023-05-15 3:33 ` (subset) [PATCH v4 0/5] arm64: dts: qcom: sa8775p: add more IOMMUs Bjorn Andersson
2023-06-05 16:35 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9f2c0b2d-b11e-512f-1566-5097547c60d1@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=arnd@arndb.de \
--cc=bartosz.golaszewski@linaro.org \
--cc=brgl@bgdev.pl \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=sre@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).