From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lr2-f7.google.com (mail-lr2-f7.google.com [74.125.230.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1ADC64457B4 for ; Wed, 16 Sep 2026 07:23:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.230.71 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789543452; cv=none; b=Et9oQ8EYRhQL8NpXibl5tepT3OnsK1NvmppWeG3B8vUQ0Gc0QKRTAVWvrgZKpWo1PiC4IrZjAcaCiD67zRjkLLQdvGmDWNu4WrayoYfXTsLsdyuiflP6god4nxqFlaOOVqeUrWcFtRUC6bWxVS61r6/2eA/9e+8AJcghV9hWNII= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789543452; c=relaxed/simple; bh=26ZyPfXDr0ydxB/B4Ow6i8CWMvrXaZY6rIcQsB2FM8M=; h=Message-ID:Date:MIME-Version:Subject:From:To:Cc:References: In-Reply-To:Content-Type; b=pWXpcqziLstl4RX6Glx89Eav4d1Jss3fwI4oSA162sENtOLTAUaclMRannFYrsZlzKaVNXU0L9qYyIyrI+xrQ7LVSOENwF7bT9I5pexOGR4mI45z41dEJEqm0GzcMbIDxBBpQ3iorEi2T1eelmMZlEhHCA93lx+J4LUHxSR04Wo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=mswin.me; spf=none smtp.mailfrom=mswin.me; dkim=pass (2048-bit key) header.d=mswin-me.20251104.gappssmtp.com header.i=@mswin-me.20251104.gappssmtp.com header.b=TUquNnAG; arc=none smtp.client-ip=74.125.230.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=mswin.me Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=mswin.me Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=mswin-me.20251104.gappssmtp.com header.i=@mswin-me.20251104.gappssmtp.com header.b="TUquNnAG" Received: by mail-lr2-f7.google.com with SMTP id 38308e7fff4ca-3a5acb204daso23297761fa.0 for ; Wed, 16 Sep 2026 00:23:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mswin-me.20251104.gappssmtp.com; s=20251104; t=1789543412; x=1790148212; darn=vger.kernel.org; h=content-transfer-encoding:content-type:in-reply-to:content-language :references:cc:to:from:subject:user-agent:mime-version:date :message-id:from:to:cc:subject:date:message-id:reply-to:content-type; bh=hX02l29xxBPtjZbljOPENMYFyeAk17j1fAbszM+KifY=; b=TUquNnAGugpC+DKatQgMiNQvBpB42oF6T7vmDUjYwBxeNMnFyiHraffkivZ/8/maJA e51B0ypt5P7bCJ8s6jufVmnBNNwJ46yStJqCljcnr6NrqJ2IVuppgnfzSUqVpknGBXUY 0ZdbD2jdyw/uGlbMh52LbmV+WiEo7g7xTBYnwGvHqQpyyGsI1HOgr14JPLpPOHhhvcLV rCTQmM7cuZo9xLJ33Q9RERdl8PtpW5jM3Qm3sUhEBxjBRdEFFb819pvfefdvR/n61EWk Rv90XkfTLdKd7TTq9BAgNLCf01U0Z98PL3ogcolrmEuqvHxk7yQZ0Ad2MK4OQ/ojh3FU 3CXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789543412; x=1790148212; h=content-transfer-encoding:content-type:in-reply-to:content-language :references:cc:to:from:subject:user-agent:mime-version:date :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=hX02l29xxBPtjZbljOPENMYFyeAk17j1fAbszM+KifY=; b=ODQALwFhBENfjVm+nfoAT35IfjHs2A62BuXL1K5vnkhyxuKcHK+Bkl6IAOogvDW15u nz2i+98fFXHXCWGyJ5pfpSvSsiwWCZmV2wG4d9oEWMCJ1GhkYZSbqvEHPJvb9lZpCFTF dfzWJAQLPrWIkya2TrG/jSqj2iSkbvyuVMW6EwKyWS4RecHv+MG2ItzVsOhpq7ONHuCI +WW2z8ZU5Fcv6GMWV/6bFlAFA7qlqOt8boMEqaJPZ7KgqlvtPglv0zz37qoXEddzmNKf jPrt3Ji7nFWaMpWTT+FdjlFTlKPBc+E0gGF836ped0X2aX4FlLTddonOAz9KH/JIRSCp KiWA== X-Forwarded-Encrypted: i=1; AKwUvBz2hnxN9dvco8mPgLaD66I3gk23x9tNhJUyJZ0EIoV2U5RlbSTQgaOPZcSCLUWYJH7yfMrhHchPJg==@vger.kernel.org X-Gm-Message-State: AFuF++nZESI6gASsl9caXsWR2yuHu7lOFqtidlBPh03eqeiNFpePvn/w 61dAettSn/17oe8VkHgK1b1yXHM956xEYj9V/CmARaHB9/nwepjzqkw3Y6n0KRUCu7k= X-Gm-Gg: AYBFou1oeHTWgEfNSG+o5xBIkNgGL3hcBzUU0Gxa3hGpcje8I56Y6wMSc70CVq+Db+i YZtvhFhHFHH1MItWr3jnPt1mLR4K1A+O2qvU3jz/bhkVazuPGBLLKyfgU+XBU7ByuI2FqATWquh R5CsnU1a14ATgbIoGusEASpMbdC6SUclrPC+8ywpMTAyJNSdD4pbnP1kkD4OjYBggtUZZV+UatN CWGWr18fpYzfYHcgJMklh1poWnx77QGnSHgJLXZ8RTBIdIXjqBJ8yFm2ZBt/HII0H4+HJ/0WATI 6bo18bdTudAgreIkkN61aq6ZxL7ZEE5oDJv7EEr8TjT3Tfu5KBMEavdnk9D2wO5yBjfJ47/K3bN C3agZ2KsQoAs14OamE67uQ7oahqy4Z//so2m2u5+Ll/bN7H4zhje9jclv1TBw7akSV2FVK9RRLD 3/uzED9mXu46XDNjXUcOV12Cs+tN25xJ6tZ/CuBWQovjU0xIsstY/bhF/KyAxYOZU3tKilhQ== X-Received: by 2002:a05:651c:19a5:b0:3a5:b187:c7a3 with SMTP id 38308e7fff4ca-3a5dc9b622emr3320141fa.2.1789543412297; Wed, 16 Sep 2026 00:23:32 -0700 (PDT) Received: from [10.122.136.195] ([84.47.187.188]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3a5dafa9510sm3846611fa.24.2026.09.16.00.23.31 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 16 Sep 2026 00:23:31 -0700 (PDT) Message-ID: Date: Wed, 16 Sep 2026 10:23:31 +0300 Precedence: bulk X-Mailing-List: linux-pm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 0/2] arm64: dts: qcom: sm6125: add TSENS die temperature sensing From: Roman Linev To: Amit Kucheria , Thara Gopinath , "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20260821030325.1823829-1-admin@mswin.me> Content-Language: en-US, ru-RU In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Apologies for the noise — three copies of this v2 went out by accident (only the last one, with the full patches inline, is operative; the two earlier posts are incomplete drafts). Please disregard those and reply to this thread. Konrad: v2 addresses your 2026-08-25 review asks (0x1000 TM/SROT regions, CPU cooling wired, comments moved to the commit message, no sm6115 cross-check reliance). On 16.09.2026 10:16, Roman Linev wrote: > Arm64 DT patches, against torvalds/master. > > Changes in v2: > - wire CPU cooling: #cooling-cells on all eight CPUs and per-CPU > passive cooling maps for the cluster-1 CPUs, cpu4..cpu7 [Konrad] > - make the TM/SROT register regions 0x1000 long and drop the inline > comments [Konrad] > - drop the sensor-mapping comment from the DTS; the provenance now > lives in the commit message [Konrad] > > Patch 1/2 is unchanged and carries Krzysztof's Acked-by. Abel's > Reviewed-by was given on the v1 content of 2/2; it is not carried onto > the reworked patch. > > v1: https://lore.kernel.org/r/20260821030325.1823829-1-admin@mswin.me/ > > Patches inlined below (also against torvalds/master). > > > [PATCH v2 1/2] dt-bindings: thermal: qcom-tsens: add qcom,sm6125-tsens > > SM6125 has a TSENS v2 block with 16 sensors. Its register and interrupt > layout is identical to SM6115's, and it needs no calibration cells > because v2 self-calibrates, so it is generic apart from the SoC-specific > compatible. > > Document it in the v2 list, bound by the qcom,tsens-v2 fallback. > > Signed-off-by: Roman Linev > Acked-by: Krzysztof Kozlowski > --- > Documentation/devicetree/bindings/thermal/qcom-tsens.yaml | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml > index 5a8f767..0ac3fdf 100644 > --- a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml > +++ b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml > @@ -79,6 +79,7 @@ properties: > - qcom,sdm845-tsens > - qcom,shikra-tsens > - qcom,sm6115-tsens > + - qcom,sm6125-tsens > - qcom,sm6350-tsens > - qcom,sm6375-tsens > - qcom,sm8150-tsens