From: Marco Felsch <m.felsch@pengutronix.de>
To: "Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>
Cc: thierry.reding@gmail.com, lee.jones@linaro.org,
shawnguo@kernel.org, s.hauer@pengutronix.de, festevam@gmail.com,
linux-imx@nxp.com, Anson.Huang@nxp.com, michal.vokac@ysoft.com,
l.majewski@majess.pl, linux-pwm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, kernel@pengutronix.de
Subject: Re: [PATCH v2 2/5] pwm: imx27: move constant PWMCR register values into probe
Date: Mon, 28 Sep 2020 07:50:16 +0200 [thread overview]
Message-ID: <20200928055016.GP29466@pengutronix.de> (raw)
In-Reply-To: <20200926134641.fkqhoez4j3fktbnh@pengutronix.de>
On 20-09-26 15:46, Uwe Kleine-König wrote:
> On Fri, Sep 25, 2020 at 05:53:27PM +0200, Marco Felsch wrote:
> > The STOPEN, DOZEN, WAITEN, DBGEN and the CLKSRC bit values never change.
> > So it should be safe to move this bit settings into probe() and change
> > only the necessary bits during apply(). Therefore I added the
> > pwm_imx27_update_bits() helper.
> >
> > Signed-off-by: Marco Felsch <m.felsch@pengutronix.de>
> > ---
> > v2:
> > - drop software reset from the logic
> > - fix setting STOPEN, DOZEN, WAITEN and DBGEN bits in case the pwm is
> > already enabled
> >
> > drivers/pwm/pwm-imx27.c | 37 ++++++++++++++++++++++++++++---------
> > 1 file changed, 28 insertions(+), 9 deletions(-)
> >
> > diff --git a/drivers/pwm/pwm-imx27.c b/drivers/pwm/pwm-imx27.c
> > index 7edac4ac6395..b761764b8375 100644
> > --- a/drivers/pwm/pwm-imx27.c
> > +++ b/drivers/pwm/pwm-imx27.c
> > @@ -96,6 +96,16 @@ struct pwm_imx27_chip {
> >
> > #define to_pwm_imx27_chip(chip) container_of(chip, struct pwm_imx27_chip, chip)
> >
> > +static void pwm_imx27_update_bits(void __iomem *reg, u32 mask, u32 val)
> > +{
> > + u32 tmp;
> > +
> > + tmp = readl(reg);
> > + tmp &= ~mask;
> > + tmp |= val & mask;
> > + return writel(tmp, reg);
> > +}
> > +
> > static int pwm_imx27_clk_prepare_enable(struct pwm_imx27_chip *imx)
> > {
> > int ret;
> > @@ -221,7 +231,7 @@ static int pwm_imx27_apply(struct pwm_chip *chip, struct pwm_device *pwm,
> > unsigned long long c;
> > unsigned long long clkrate;
> > int ret;
> > - u32 cr;
> > + u32 cr, mask;
> >
> > ret = pwm_imx27_clk_prepare_enable(imx);
> > if (ret)
> > @@ -267,10 +277,7 @@ static int pwm_imx27_apply(struct pwm_chip *chip, struct pwm_device *pwm,
> > */
> > imx->duty_cycle = duty_cycles;
> >
> > - cr = MX3_PWMCR_PRESCALER_SET(prescale) |
> > - MX3_PWMCR_STOPEN | MX3_PWMCR_DOZEN | MX3_PWMCR_WAITEN |
> > - FIELD_PREP(MX3_PWMCR_CLKSRC, MX3_PWMCR_CLKSRC_IPG_HIGH) |
> > - MX3_PWMCR_DBGEN;
> > + cr = MX3_PWMCR_PRESCALER_SET(prescale);
> >
> > if (state->polarity == PWM_POLARITY_INVERSED)
> > cr |= FIELD_PREP(MX3_PWMCR_POUTC,
> > @@ -279,7 +286,9 @@ static int pwm_imx27_apply(struct pwm_chip *chip, struct pwm_device *pwm,
> > if (state->enabled)
> > cr |= MX3_PWMCR_EN;
> >
> > - writel(cr, imx->mmio_base + MX3_PWMCR);
> > + mask = MX3_PWMCR_PRESCALER | MX3_PWMCR_POUTC | MX3_PWMCR_EN;
> > +
> > + pwm_imx27_update_bits(imx->mmio_base + MX3_PWMCR, mask, cr);
> >
> > if (imx->enabled != state->enabled) {
> > if (state->enabled) {
> > @@ -314,7 +323,7 @@ static int pwm_imx27_probe(struct platform_device *pdev)
> > {
> > struct pwm_imx27_chip *imx;
> > int ret;
> > - u32 pwmcr;
> > + u32 pwmcr, mask;
> >
> > imx = devm_kzalloc(&pdev->dev, sizeof(*imx), GFP_KERNEL);
> > if (imx == NULL)
> > @@ -361,10 +370,20 @@ static int pwm_imx27_probe(struct platform_device *pdev)
> > if (ret)
> > return ret;
> >
> > - /* keep clks on if pwm is running */
> > + mask = MX3_PWMCR_STOPEN | MX3_PWMCR_DOZEN | MX3_PWMCR_WAITEN |
> > + MX3_PWMCR_DBGEN;
> > + pwmcr = MX3_PWMCR_STOPEN | MX3_PWMCR_DOZEN | MX3_PWMCR_WAITEN |
> > + MX3_PWMCR_DBGEN;
> > + pwm_imx27_update_bits(imx->mmio_base + MX3_PWMCR, mask, pwmcr);
> > +
> > + /* keep clks on and clk settings unchanged if pwm is running */
> > pwmcr = readl(imx->mmio_base + MX3_PWMCR);
> > - if (!(pwmcr & MX3_PWMCR_EN))
> > + if (!(pwmcr & MX3_PWMCR_EN)) {
> > + mask = MX3_PWMCR_CLKSRC;
> > + pwmcr = FIELD_PREP(MX3_PWMCR_CLKSRC, MX3_PWMCR_CLKSRC_IPG_HIGH);
> > + pwm_imx27_update_bits(imx->mmio_base + MX3_PWMCR, mask, pwmcr);
> > pwm_imx27_clk_disable_unprepare(imx);
> > + }
>
> You're doing more register accesses here than necessary, that is 3 reads
> and two writes while one read and (maybe) one write would be enough.
> (Though this doesn't work if you want to use the pwm_imx27_update_bits
> helper.)
This shouldn't be a real timing issue.
> You'd need to do something like:
>
> val = MX3_PWMCR_STOPEN | MX3_PWMCR_DOZEN | MX3_PWMCR_WAITEN | MX3_PWMCR_DBGEN;
> mask = MX3_PWMCR_STOPEN | MX3_PWMCR_DOZEN | MX3_PWMCR_WAITEN | MX3_PWMCR_DBGEN;
>
> pwmcr = readl(imx->mmio_base + MX3_PWMCR);
>
> if (pwmcr & MX3_PWMCR_EN) {
> imx->enabled = true;
> } else {
> val |= FIELD_PREP(MX3_PWMCR_CLKSRC, MX3_PWMCR_CLKSRC_IPG_HIGH);
> mask |= MX3_PWMCR_CLKSRC;
> }
>
> pwmcr_new = (pwmcr & ~mask) | val;
>
> if (pwmcr_new != val)
> writel(imx->mmio_base + MX3_PWMCR, pwmcr_new);
>
> if (!imx->enabled)
> pwm_imx27_clk_disable_unprepare(imx);
>
> Hmm, not sure this is pretty enough to actually recommend this. I let
> you decide.
I don't like this version since it is more confusing.
Regards,
Marco
> > return pwmchip_add(&imx->chip);
>
> Best regards
> Uwe
>
> --
> Pengutronix e.K. | Uwe Kleine-König |
> Industrial Linux Solutions | https://www.pengutronix.de/ |
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
next prev parent reply other threads:[~2020-09-28 5:50 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-25 15:53 [PATCH v2 0/5] PWM i.MX27 fix disabled state for inverted signals Marco Felsch
2020-09-25 15:53 ` [PATCH v2 1/5] pwm: imx27: enable clock unconditional for register access Marco Felsch
2020-09-26 13:28 ` Uwe Kleine-König
2020-09-26 13:48 ` Uwe Kleine-König
2020-09-28 5:52 ` Marco Felsch
2020-09-25 15:53 ` [PATCH v2 2/5] pwm: imx27: move constant PWMCR register values into probe Marco Felsch
2020-09-26 13:46 ` Uwe Kleine-König
2020-09-28 5:50 ` Marco Felsch [this message]
2020-09-25 15:53 ` [PATCH v2 3/5] pwm: imx27: reset the PWM if it is not running Marco Felsch
2020-09-28 7:30 ` Uwe Kleine-König
2020-09-28 9:29 ` Marco Felsch
2020-09-25 15:53 ` [PATCH v2 4/5] pwm: imx27: fix disable state for inverted PWMs Marco Felsch
2020-09-28 7:47 ` Uwe Kleine-König
2020-09-28 9:52 ` Marco Felsch
2020-09-28 19:06 ` Uwe Kleine-König
2020-09-29 5:23 ` Marco Felsch
2020-09-25 15:53 ` [PATCH v2 5/5] pwm: imx27: wait till the duty cycle is applied Marco Felsch
2020-09-28 8:04 ` Uwe Kleine-König
2020-09-28 9:59 ` Marco Felsch
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200928055016.GP29466@pengutronix.de \
--to=m.felsch@pengutronix.de \
--cc=Anson.Huang@nxp.com \
--cc=festevam@gmail.com \
--cc=kernel@pengutronix.de \
--cc=l.majewski@majess.pl \
--cc=lee.jones@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-pwm@vger.kernel.org \
--cc=michal.vokac@ysoft.com \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
--cc=thierry.reding@gmail.com \
--cc=u.kleine-koenig@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).