From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f174.google.com (mail-pf1-f174.google.com [209.85.210.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 91E212AE86 for ; Sun, 20 Apr 2025 07:05:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745132705; cv=none; b=VJo2c5VYa2dwI+Akgvv85LDH0I+bWO2bdF3DQEPWzaDUaivttf5wiux7vIv1H6a3hlOPzXlC3XS5ja3r2TLvmTOJfhhXYKRu3Gqt4/DdUDxRdfgyZen3/gCzLQ1jBwmiQWbj+gue9aA44HdB+00LJoAMsVZpe+/19yA7hNOjqnE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745132705; c=relaxed/simple; bh=W91bQpfXNZR8c2bsacU3SIoLVlODdZYgId2qdCM6s58=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XlT4U9LWD0aYOO2H3xjzh9cwep+VPjZgJkh/FR1TMAGRKeGIbkl13Sp0wC48ZeSpT8SExbdb96tXRN4+PwgH8XmeTxhcBIgaSrVlr6xNAvnrUZHIgeBnG/1ugVvzRZ6KYaCD4f17FgYz74keAEhM/RxyGHvxBm4yARFp9KcWdjw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=mH+FpoEL; arc=none smtp.client-ip=209.85.210.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="mH+FpoEL" Received: by mail-pf1-f174.google.com with SMTP id d2e1a72fcca58-736dd9c4b40so3649337b3a.0 for ; Sun, 20 Apr 2025 00:05:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1745132702; x=1745737502; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CmeaXxUVGYcoGAVjJ4OOwtWzTNoCxB6YzSoPVdDhvp8=; b=mH+FpoELJIu9mo55Lw8AXvWImJESyA0aA1M4d8jk1TYvQQxFb5lDX+jMFY2ExjypCO v4oz+PDGODI2izlYf1uw/aewByT6lUDxbdgDAd374HxQ0r6Vie7HIlwfIaMlxA+tea6g XEHZQo8njB/KGnIBFB7zCCm41h8PsHxcFGtSUZ7WHVziNzdXDYZqxxDTmThd0z7Ksd+M 9YLWQJ5BpycuPsmDdinX4cMji2emL67m0eVvUySZdKFt7sm9mBJjdZ1fu7EZAijAp8z9 NoEYsetGU1avbORIal3vPRMk4xyk5zVOcnVyJZUdoxtLpV7nsQfJawmgDCMvoyveoCq5 /hrA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745132702; x=1745737502; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CmeaXxUVGYcoGAVjJ4OOwtWzTNoCxB6YzSoPVdDhvp8=; b=jKtE7hK7KQaNUtaho++VD/5rkBDU9ie2cVVA2vkPCPcUvaWshniB8WHITMkR6tgZ90 ScLv29RDV7PUavQCXLKm9qP9jy3RghO216AgyMB9q2Ks7YRfvmooBAxrRMjzgoJ0lJWz xRIP+Hlq/HUZBh+FClmEyyiTeLrUnJdA1p3PXOViUlDtnWfR4YEhFLBIBK3g/kHW5EoE 8yiTqyY2YTvoJJvQ2wshM2zYbwGKzITTmuFw2MNT2oFyhozxbnXhf09IF/tZpadvVG+0 F8ndUYGEa6Bi15JSxXvzuE+SsW4HdM8jSBIYSXHpfwIrPB9uuxqJuxcUE0c+43sqCu58 5P8Q== X-Forwarded-Encrypted: i=1; AJvYcCXodbKnBdss4f9uFzjytFEKeoeX8qMhRRQ2dvvliWJqvhoApKVPuo7L+JuXiRRwBJle8N4TU/WmKNc=@vger.kernel.org X-Gm-Message-State: AOJu0Yw4XzvVxcuJHtTOOryF13prA171wi3isaJgP0IRPCTZXlnQOAYx fuVrn/JksvcHgjXETXOAi6Jb2YE1ACt9Bp1pmos6T7o0DmaMYpAN2vpQUSDuiNA= X-Gm-Gg: ASbGnctiPxFLBDxKb6KS+Qy8E5XlHpgwRmxKLS29U++13p0M3ZsecRwbR8kuxNFDH+8 JcS55zgD/pWqjZwHDacJ6GhiwbFoxq6cupLKcC+sRhgZNrYY2hka5QgTvYNriEZAeT61UcAuOMg A8UIugqF8VKjCGFtJnueKY/5MJu5N3/Ys7/Zz56R55okLleTWMltNzuKQrbWlvpjBF5gjOgEsHg zBYyQxUpVf7Yl4F7n/CGPDLKP29e6htUWwam1Pj05hVzmGlhL+XaWMOeXmYaH9lKXPBAY8GZMdS 7nafHGuv6uJ9irwJ8atAlPvE1lHffA== X-Google-Smtp-Source: AGHT+IFx8mnkCm3C+pdkB4oHWAvoXoy60Ij5qZBakPGfhlMZ/vRsdrSNmQaXTxpzNl9oHvgKDHi1sg== X-Received: by 2002:a05:6a21:920d:b0:1f3:3547:f21b with SMTP id adf61e73a8af0-203cc5ce2bdmr11487230637.5.1745132701993; Sun, 20 Apr 2025 00:05:01 -0700 (PDT) Received: from localhost.localdomain ([2a11:3:200::40b3]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b0db12743afsm3742626a12.16.2025.04.20.00.04.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 20 Apr 2025 00:05:01 -0700 (PDT) From: Guodong Xu To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org, p.zabel@pengutronix.de, drew@pdp7.com, inochiama@gmail.com, geert+renesas@glider.be, heylenay@4d2.org, tglx@linutronix.de, hal.feng@starfivetech.com, unicorn_wang@outlook.com, duje.mihanovic@skole.hr Cc: elder@riscstar.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, guodong@riscstar.com Subject: [PATCH v2 2/6] pwm: pxa: add optional reset control Date: Sun, 20 Apr 2025 15:02:47 +0800 Message-ID: <20250420070251.378950-3-guodong@riscstar.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250420070251.378950-1-guodong@riscstar.com> References: <20250420070251.378950-1-guodong@riscstar.com> Precedence: bulk X-Mailing-List: linux-pwm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Support optional reset control for the PWM PXA driver. During the probe, it acquires the reset controller using devm_reset_control_get_optional_exclusive_deasserted() to get and deassert the reset controller to enable the PWM channel. Signed-off-by: Guodong Xu --- v2: No change drivers/pwm/pwm-pxa.c | 14 ++++++++++---- 1 file changed, 10 insertions(+), 4 deletions(-) diff --git a/drivers/pwm/pwm-pxa.c b/drivers/pwm/pwm-pxa.c index 430bd6a709e9..dd9c6af0f672 100644 --- a/drivers/pwm/pwm-pxa.c +++ b/drivers/pwm/pwm-pxa.c @@ -25,6 +25,7 @@ #include #include #include +#include #include @@ -49,10 +50,10 @@ MODULE_DEVICE_TABLE(platform, pwm_id_table); #define PWMDCR_FD (1 << 10) struct pxa_pwm_chip { - struct device *dev; - - struct clk *clk; - void __iomem *mmio_base; + struct device *dev; + struct clk *clk; + void __iomem *mmio_base; + struct reset_control *reset; }; static inline struct pxa_pwm_chip *to_pxa_pwm_chip(struct pwm_chip *chip) @@ -179,6 +180,11 @@ static int pwm_probe(struct platform_device *pdev) if (IS_ERR(pc->clk)) return PTR_ERR(pc->clk); + pc->reset = devm_reset_control_get_optional_exclusive_deasserted( + &pdev->dev, NULL); + if (IS_ERR(pc->reset)) + return PTR_ERR(pc->reset); + chip->ops = &pxa_pwm_ops; if (IS_ENABLED(CONFIG_OF)) -- 2.43.0