From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E12383AA510 for ; Wed, 8 Jul 2026 08:34:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783499703; cv=none; b=kxoJzFT7nBi3QUxkcZBn4wZt8p1OKpOy6kYmTpgIzZjZXdcsE/YCoXK7+xMPDzlQiHBD9iz+6ikHUJ+RFVBTBZ7pOs9jsqeHbfhRk8Ti1ZWc5lpIuwRJOWwdMpMhYLhpvG10EnAMJ0/CVwHTDpl6PmwKeFzcrBOySpu9lxJee4c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783499703; c=relaxed/simple; bh=i8NUcW/oTATrxmS6+QrhnDTWblS1EuQ+OATB9E3pmdE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=ChE/dscT69yn6bPAgKByOBQJlyJGDQLDTMRMbpxdpeo7PQ12UoulxBkqRQ7CmKKsffw6pqD1INjjRbJczH6Yw96O+c1oF0xRs2PjS/Zfx3ChMlRr/dg/RQHF+0Y8r1pD37tX8VFucjvZlT50+LLrwOV8puiUBt5+2/lSvi0Q9oY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=resnulli.us; spf=none smtp.mailfrom=resnulli.us; dkim=pass (2048-bit key) header.d=resnulli-us.20251104.gappssmtp.com header.i=@resnulli-us.20251104.gappssmtp.com header.b=SS000QVm; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=resnulli.us Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=resnulli.us Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=resnulli-us.20251104.gappssmtp.com header.i=@resnulli-us.20251104.gappssmtp.com header.b="SS000QVm" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-472326ca506so259377f8f.2 for ; Wed, 08 Jul 2026 01:34:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=resnulli-us.20251104.gappssmtp.com; s=20251104; t=1783499698; x=1784104498; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=d65vlscf3MRlCdV5SPB30z4zAVCml2R2BL0nflKn+XI=; b=SS000QVmxWWkm0E2IwPRChuI4Jrwye4c14r18/hTPNnyc8J9csQxLTMNKw4GORlHxV Rgw8bXpbGXcZsKbpTVYabF/b0Ag5w6gSVTgY60HsyuJsjHDcn7ENn8MfsMdE84jW4A2v 2f655a9u+N6xXeU5nY2NpenbxRQ7yiWfG9ld6LfGgDq+L6zF0/m+pFPUNnYwUDPL1CvC weUBeSTfZI1GOyxqrEQNoDNM9NS2C7d/ERUYQObPceIk9EHjFJTQFhqe3FWt54/OjULu 0JLP8vAYCzfJADPAxhH8p1Gr+aaxtbhwchNnGSwQbS27OMhYU4llfa2er3B9FbSMlQwG 9USw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783499698; x=1784104498; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=d65vlscf3MRlCdV5SPB30z4zAVCml2R2BL0nflKn+XI=; b=ci8uySh+caCi3iU4iDK0K9vlQ3v11h/gNCrBFILADE88mNL/DnGzj8a8cYd02rmpn3 pEdcGblsKFKkOOToG5JZUai5CP28qEwUi8jPw5RUQ4rZiI3s2T7nw5M7BbhQ0O2Irbex E05Lt9u1Dch27xT37+GLVDm7TFwhwgy4LLa4btaoOEYysvbTaP6JJvmfjeJZL3lpiJb5 5UBHoaSO+MpyomFBygC76pED1M9Cnjxr7VUNtqG0IJUuJ/qmQejl/O1E2klDKISIAYtr tOZjpz85T6MPl7+p2QSNLZXrHnDz+vR7KwuHqL8gxrvc2CnrB/Ym46F3YxxaCdJlCnGj zDOQ== X-Forwarded-Encrypted: i=1; AHgh+RrsQW8ZLPSKYnRakTd5hPUbzPvcStVfUsFjDzGan3fRgOjn6GPagOqFKJsJlqEKZG+JBhe/TNMSNYMH@vger.kernel.org X-Gm-Message-State: AOJu0YxAU//wM/StQFEqK45d7+FQQ03sZP1urYOj3c+aSYQTY/xqdQer yh2ocoJ0vsnLXPpHj0YGmYN9phxZ8w0xMrNKAHXPpkcQlqhB+Zs+rYeI65OkPsqbLGc= X-Gm-Gg: AfdE7clkt1xG3NSVBFbrxIDViyW+bafjFWzWgILSPnF+VwSkhLerxRVGCEj0sjGXD56 YDGP6M4bCD873uQrsqWcfLY1cAG7WlD7tT+qx5JInD/ioog3C3iBVQrvcoJpij683C8d3Z6v8gm XrrXmytsb6mWFB8kdxgszhtpTLGFnpCv+pL4xJOQ9BJDARCN3w4BuE609DAqYGC9D61lhpr/3/S cANcl3jxGQvdRtvVvghObw6qXGRDB1hti7cuMxkPCISs9lVAPhviLLW3Ur781T3tUoJW3GEVOeo y4xlZdpbzm8ev23IgwZHoOxvcURY6S312LM4FvE8Dzp4DuNtx5KshdMR0J7Vw33ykp3ivsgTDEX wM2sqn7DPYVMuf/snbXQkJIxeXyd3MNCgnx49+n19mUK/qb+PdgVr9NhYBaxkv2hH0kNI6RLMCY CZkwNq7S+8SDDG2GjP8Ibp X-Received: by 2002:a05:600c:82c3:b0:492:45a0:dcef with SMTP id 5b1f17b1804b1-493e683c514mr13471085e9.5.1783499698217; Wed, 08 Jul 2026 01:34:58 -0700 (PDT) Received: from localhost ([208.127.45.21]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47aa0a558easm40791770f8f.27.2026.07.08.01.34.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jul 2026 01:34:57 -0700 (PDT) Date: Wed, 8 Jul 2026 10:34:54 +0200 From: Jiri Pirko To: Mark Bloch Cc: Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Andrew Lunn , Jonathan Corbet , Shuah Khan , netdev@vger.kernel.org, linux-rdma@vger.kernel.org, linux-doc@vger.kernel.org Subject: Re: [PATCH net-next V5 6/6] net/mlx5: Apply devlink eswitch mode boot default on probe Message-ID: References: <20260707174527.425134-1-mbloch@nvidia.com> <20260707174527.425134-7-mbloch@nvidia.com> Precedence: bulk X-Mailing-List: linux-rdma@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20260707174527.425134-7-mbloch@nvidia.com> Tue, Jul 07, 2026 at 07:45:27PM +0200, mbloch@nvidia.com wrote: >Apply devlink_eswitch_mode= boot defaults for mlx5 after the initial >probe finishes device initialization while holding the devlink instance >lock. > >At this point the devlink instance is registered and mlx5 can perform an >eswitch mode change. Calling devl_apply_default_esw_mode() also clears >any pending default apply work queued by devl_register(), so the queued >work will not apply the same default again. > >Keep this call in mlx5_init_one() rather than the lower-level >devl-locked init helper. That helper is also used by devlink reload, and >devlink core already applies the boot default after a successful >DRIVER_REINIT reload. > >Signed-off-by: Mark Bloch >--- > drivers/net/ethernet/mellanox/mlx5/core/main.c | 13 +++++++++++++ > 1 file changed, 13 insertions(+) > >diff --git a/drivers/net/ethernet/mellanox/mlx5/core/main.c b/drivers/net/ethernet/mellanox/mlx5/core/main.c >index 643b4aac2033..0712efea74cc 100644 >--- a/drivers/net/ethernet/mellanox/mlx5/core/main.c >+++ b/drivers/net/ethernet/mellanox/mlx5/core/main.c >@@ -1392,6 +1392,17 @@ static void mlx5_unload(struct mlx5_core_dev *dev) > mlx5_free_bfreg(dev, &dev->priv.bfreg); > } > >+static void mlx5_devl_apply_default_esw_mode(struct mlx5_core_dev *dev) >+{ >+ struct devlink *devlink = priv_to_devlink(dev); >+ >+ if (!MLX5_ESWITCH_MANAGER(dev)) >+ return; >+ >+ devl_assert_locked(devlink); >+ devl_apply_default_esw_mode(devlink); >+} >+ > int mlx5_init_one_devl_locked(struct mlx5_core_dev *dev) > { > bool light_probe = mlx5_dev_is_lightweight(dev); >@@ -1471,6 +1482,8 @@ int mlx5_init_one(struct mlx5_core_dev *dev) > err = mlx5_init_one_devl_locked(dev); > if (err) > devl_unregister(devlink); >+ else >+ mlx5_devl_apply_default_esw_mode(dev); I don't understand why this patch is needed at all. Just leave the job to the devlink core, no? That was the point to not pollute drivers with code like this. Is it some kind of leftover? > unlock: > devl_unlock(devlink); > return err; >-- >2.43.0 >