From: Tanmay Shah <tanmay.shah@amd.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
andersson@kernel.org, mathieu.poirier@linaro.org,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
conor+dt@kernel.org, michal.simek@amd.com, ben.levinsky@amd.com
Cc: linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org,
Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Subject: Re: [PATCH v12 2/4] dt-bindings: remoteproc: add Tightly Coupled Memory (TCM) bindings
Date: Mon, 11 Mar 2024 11:27:42 -0500 [thread overview]
Message-ID: <2c45d7fb-06e4-468d-9415-0eaa48c5250b@amd.com> (raw)
In-Reply-To: <fb78bdda-2ec7-4fcc-888e-233905a9386c@linaro.org>
Hello Krzysztof,
Thanks for reviews. Please find my comments below.
On 3/9/24 7:25 AM, Krzysztof Kozlowski wrote:
> On 01/03/2024 19:16, Tanmay Shah wrote:
> > From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> >
> > Introduce bindings for TCM memory address space on AMD-xilinx Zynq
> > UltraScale+ platform. It will help in defining TCM in device-tree
> > and make it's access platform agnostic and data-driven.
> >
> > Tightly-coupled memories(TCMs) are low-latency memory that provides
> > predictable instruction execution and predictable data load/store
> > timing. Each Cortex-R5F processor contains two 64-bit wide 64 KB memory
> > banks on the ATCM and BTCM ports, for a total of 128 KB of memory.
> >
> > The TCM resources(reg, reg-names and power-domain) are documented for
> > each TCM in the R5 node. The reg and reg-names are made as required
> > properties as we don't want to hardcode TCM addresses for future
> > platforms and for zu+ legacy implementation will ensure that the
> > old dts w/o reg/reg-names works and stable ABI is maintained.
> >
> > It also extends the examples for TCM split and lockstep modes.
> >
> > Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> > Signed-off-by: Tanmay Shah <tanmay.shah@amd.com>
> > ---
> >
> > Changes in v12:
> > - add "reg", "reg-names" and "power-domains" in pattern properties
> > - add "reg" and "reg-names" in required list
> > - keep "power-domains" in required list as it was before the change
> >
> > Changes in v11:
> > - Fix yamllint warning and reduce indentation as needed
> >
> > .../remoteproc/xlnx,zynqmp-r5fss.yaml | 188 ++++++++++++++++--
> > 1 file changed, 168 insertions(+), 20 deletions(-)
> >
> > diff --git a/Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5fss.yaml b/Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5fss.yaml
> > index 78aac69f1060..dc6ce308688f 100644
> > --- a/Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5fss.yaml
> > +++ b/Documentation/devicetree/bindings/remoteproc/xlnx,zynqmp-r5fss.yaml
> > @@ -20,9 +20,21 @@ properties:
> > compatible:
> > const: xlnx,zynqmp-r5fss
> >
> > + "#address-cells":
> > + const: 2
> > +
> > + "#size-cells":
> > + const: 2
> > +
> > + ranges:
> > + description: |
> > + Standard ranges definition providing address translations for
> > + local R5F TCM address spaces to bus addresses.
> > +
> > xlnx,cluster-mode:
> > $ref: /schemas/types.yaml#/definitions/uint32
> > enum: [0, 1, 2]
> > + default: 1
> > description: |
> > The RPU MPCore can operate in split mode (Dual-processor performance), Safety
> > lock-step mode(Both RPU cores execute the same code in lock-step,
> > @@ -37,7 +49,7 @@ properties:
> > 2: single cpu mode
> >
> > patternProperties:
> > - "^r5f-[a-f0-9]+$":
> > + "^r5f@[0-9a-f]+$":
> > type: object
> > description: |
> > The RPU is located in the Low Power Domain of the Processor Subsystem.
> > @@ -54,8 +66,17 @@ patternProperties:
> > compatible:
> > const: xlnx,zynqmp-r5f
> >
> > + reg:
> > + minItems: 1
> > + maxItems: 4
> > +
> > + reg-names:
> > + minItems: 1
> > + maxItems: 4
> > +
> > power-domains:
> > - maxItems: 1
> > + minItems: 2
> > + maxItems: 5
> >
> > mboxes:
> > minItems: 1
> > @@ -101,35 +122,162 @@ patternProperties:
> >
> > required:
> > - compatible
> > + - reg
> > + - reg-names
> > - power-domains
> >
> > - unevaluatedProperties: false
> > -
> > required:
> > - compatible
> > + - "#address-cells"
> > + - "#size-cells"
> > + - ranges
> > +
> > +allOf:
> > + - if:
> > + properties:
> > + xlnx,cluster-mode:
> > + enum:
> > + - 1
> > + then:
> > + patternProperties:
> > + "^r5f@[0-9a-f]+$":
> > + type: object
> > +
> > + properties:
> > + reg:
> > + minItems: 1
> > + items:
> > + - description: ATCM internal memory
> > + - description: BTCM internal memory
> > + - description: extra ATCM memory in lockstep mode
> > + - description: extra BTCM memory in lockstep mode
> > +
> > + reg-names:
> > + minItems: 1
> > + items:
> > + - const: atcm0
> > + - const: btcm0
> > + - const: atcm1
> > + - const: btcm1
>
> Why power domains are flexible?
User may not want to use all the TCMs. For example, if users want to turn-on only TCM-A and rest of them want to keep off, then
they can avoid having power-domains of other TCMs in the device-tree. This helps with less power-consumption when needed.
Hence flexible list of power-domains list.
I can certainly mention "items:" under power-domains property.
>
> > +
> > + else:
> > + patternProperties:
> > + "^r5f@[0-9a-f]+$":
> > + type: object
> > +
> > + properties:
> > + reg:
> > + minItems: 1
> > + items:
> > + - description: ATCM internal memory
> > + - description: BTCM internal memory
> > +
> > + reg-names:
> > + minItems: 1
> > + items:
> > + - const: atcm0
> > + - const: btcm0
> > +
> > + power-domains:
> > + maxItems: 3
>
> Please list power domains.
Okay. But minItems will be still what's mentioned above i.e. 2.
I hope it's fine.
>
> >
> > additionalProperties: false
>
>
> Best regards,
> Krzysztof
>
next prev parent reply other threads:[~2024-03-11 16:27 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-01 18:16 [PATCH v12 0/4] add zynqmp TCM bindings Tanmay Shah
2024-03-01 18:16 ` [PATCH v12 1/4] remoteproc: zynqmp: fix lockstep mode memory region Tanmay Shah
2024-03-01 18:16 ` [PATCH v12 2/4] dt-bindings: remoteproc: add Tightly Coupled Memory (TCM) bindings Tanmay Shah
2024-03-09 13:25 ` Krzysztof Kozlowski
2024-03-11 16:27 ` Tanmay Shah [this message]
2024-03-12 12:10 ` Krzysztof Kozlowski
2024-03-12 15:49 ` Tanmay Shah
2024-03-11 18:39 ` Tanmay Shah
2024-03-12 12:10 ` Krzysztof Kozlowski
2024-03-12 15:33 ` Tanmay Shah
2024-03-01 18:16 ` [PATCH v12 3/4] dts: zynqmp: add properties for TCM in remoteproc Tanmay Shah
2024-03-01 18:16 ` [PATCH v12 4/4] remoteproc: zynqmp: parse TCM from device tree Tanmay Shah
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2c45d7fb-06e4-468d-9415-0eaa48c5250b@amd.com \
--to=tanmay.shah@amd.com \
--cc=andersson@kernel.org \
--cc=ben.levinsky@amd.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-remoteproc@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=michal.simek@amd.com \
--cc=radhey.shyam.pandey@amd.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox