From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-lf0-f65.google.com ([209.85.215.65]:53723 "EHLO mail-lf0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753933AbdKJUHP (ORCPT ); Fri, 10 Nov 2017 15:07:15 -0500 Received: by mail-lf0-f65.google.com with SMTP id l23so12310383lfk.10 for ; Fri, 10 Nov 2017 12:07:14 -0800 (PST) From: Sergei Shtylyov Message-Id: <20171110200710.769271617@cogentembedded.com> Date: Fri, 10 Nov 2017 23:02:20 +0300 To: Simon Horman , Rob Herring , Catalin Marinas , Will Deacon , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org Cc: Magnus Damm , Mark Rutland , linux-arm-kernel@lists.infradead.org, Sergei Shtylyov Subject: [PATCH 2/3] arm64: dts: renesas: eagle: add SCIF0 pins MIME-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-15 Content-Disposition: inline; filename=arm64-dts-renesas-eagle-add-SCIF0-pins.patch Sender: linux-renesas-soc-owner@vger.kernel.org List-ID: Add the (previously omitted) SCIF0 pin data to the Eagle board's device tree. Signed-off-by: Sergei Shtylyov --- arch/arm64/boot/dts/renesas/r8a77970-eagle.dts | 10 ++++++++++ 1 file changed, 10 insertions(+) Index: renesas/arch/arm64/boot/dts/renesas/r8a77970-eagle.dts =================================================================== --- renesas.orig/arch/arm64/boot/dts/renesas/r8a77970-eagle.dts +++ renesas/arch/arm64/boot/dts/renesas/r8a77970-eagle.dts @@ -52,11 +52,21 @@ clock-frequency = <32768>; }; +&pfc { + scif0_pins: scif0 { + groups = "scif0_data"; + function = "scif0"; + }; +}; + &rwdt { timeout-sec = <60>; status = "okay"; }; &scif0 { + pinctrl-0 = <&scif0_pins>; + pinctrl-names = "default"; + status = "okay"; };