From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pz2-f9.google.com (mail-pz2-f9.google.com [74.125.228.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 825EE3F4101 for ; Sat, 19 Sep 2026 12:53:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.9 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789822387; cv=none; b=sRn5A1KyTJjnbAhZw7BWKm60CmpApBkiRtpkTQ1cF3mIyfp6VSymyiQGpNruGgd8+9/WM5RvROvihPYg/HyVAo86Z35/K4SOOrc37n4tbxET1zUyhIsecY1K3VNs1ZOkz8jBTfh5Ts701i/hQiQL9VpZFJr0DR36I2l6GBrxafw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789822387; c=relaxed/simple; bh=EAepGZi5JJgVl5A2Zgbnsm82y7MavVep4jBcaMjh1U4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YOZQtEHMgYj3FxUnnXpyog0Gj+CPbCUOIkszQ2ofAZvXCq67naTjZ4cs9W3GDrlwk0PvhVuwAif/IK09IVmJU3x5zfyO31kpTZYEZ4ThZMDoM5oHGLko6yJ/nsMdLZzDqr0YHeoVuSE86nEpbqR4hpSW1sPlfAjeXX323w0DOjE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iNTUAlhM; arc=none smtp.client-ip=74.125.228.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iNTUAlhM" Received: by mail-pz2-f9.google.com with SMTP id 41be03b00d2f7-cc1631a57d2so1062787a12.0 for ; Sat, 19 Sep 2026 05:53:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789822385; x=1790427185; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=IeBd/f+KYPaUD3mTxXbAK7RiokjVClr9ke91eN5DQPw=; b=iNTUAlhM4nSG8YEkhJl+X5ybUY+4FfQv6D/GYvvGVKqVfzWaTCdPBZphfQekWE/OHx /JtwL5AUObcXh08mpvWlC/WBYMnONfvdWxCAdBjziY+bvgaCI/Yf9/bKLGncGiqAyjuE NAJccxScHc0V0fJQfNMN3QWfDgp9ntdkq8Ujnkg+1v6HSU8m/NLo0P5oIMoykPxM4UvL M2QRotA529V1OMcaANfPYD/dJShhtkumnScNMTF2zTaF+0UTF9DLaiWZ2xveosvLD5Lj ePQWyiYlo+zbQceDYfhAskwaqUO7oOBgU+uG5wNDXIbz4BOtr117o+GOiNvjwlPItptH bUvg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789822385; x=1790427185; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=IeBd/f+KYPaUD3mTxXbAK7RiokjVClr9ke91eN5DQPw=; b=jccJz4ve+yDJyA8bHHfrIIdZ/timGun79plMbP+jE30MbBNXmjUPZHG0qjgeYQXd7j +rv8HYJRj39YUkT1GZ18vSU/DKnhM6RkopAdt0Jh70915zE31r6c0iex0rxkfJ8+D3lb IW+Y0V06j11SMC0G/r9MAS43AXMIg9HbE1WgJMQ58OHuafClmeISmOTc2CgCJ/TDciYV /gDlVoA0RUzqLRJfa7TRNkm3ZPGeolNczC1VaEKbXCfxyEBo6VujDk3b5iFe6XGbnSrX 0QTu9s1zOEgulbVwFiRHlw0XHtCPduc49YXWwjkpOSCzE52CNbBNZtj9wKVc/S9CZTI1 AxIA== X-Forwarded-Encrypted: i=1; AKwUvByhUZsLSlaqRPGPGBg8N39TUIvTXFZFClK5ha7pQcsbRv4EK9BAIYbacrFBfPJ6pQRgJGSAUluix/N0XkXOeex5GQ==@vger.kernel.org X-Gm-Message-State: AFuF++mgXZjyyA97rqwx7GATv007qXky0jGcXWA2Ilz9y3Gu0inyN/1S LUs8Fh+P2MHBzG5jzQdHySJ5b4mFjDC+Zf05xFSk4iMKedZEPrz65B9s X-Gm-Gg: AYBFou07uriv1HIXJDcpyxB1wPhCG5DLH9cda309iwqW2J3OTJ8FzPmBiC1z1Vya++J R50vRrng8dTeHYz1TA80wTGEAfpTVasSjyYRYshUk6saifP0w/jORHMUby2SkuXFTKmS5+Rt/X7 cparXysxYLGZTgqVLRxCcIVMnghCyvqHIz+7B0Q0DnGYiI483Zc4st7ZaSiA4O4BSVppB3hHf5v 5jGQhEB+6cQBEcazv5LcgzMio08y5PwzSJeZgG4QpLslO63vcFUrgw1PaGvW+A/zf55H0WZQ1qS UHV74JV73DgpUp8rPPOIvRvx/i1Km4pPSt/w0Y7+UrdgHzb4PHNs9Z9p97xHxMLM3ETxpiWW9FB E63ScvF4dM9u8yFdaxl6yHfzdaiwjn0oAYwWQLlMAWS7FCgTOcAf4X7qsdAmnCCgnBTbClE1ndW wYPQbf/LGvZPhEApc2zsl4jnXuiMnnL2YNMHr9vYE55TYHSvtJ4aPizmGvuebU6hUoridfukc= X-Received: by 2002:aa7:88d0:0:b0:878:3538:8f80 with SMTP id d2e1a72fcca58-87835389b2bmr1364047b3a.46.1789822384851; Sat, 19 Sep 2026 05:53:04 -0700 (PDT) Received: from server.lan ([168.138.199.194]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-877aa0026b2sm991805b3a.44.2026.09.19.05.52.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 19 Sep 2026 05:53:03 -0700 (PDT) From: Coia Prant To: Andrew Lunn , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Vinod Koul , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue , Lad Prabhakar , Romain Gantois , Heiner Kallweit , Coia Prant Cc: Neil Armstrong , Russell King , Shawn Lin , David Heidelberg , netdev@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com, linux-renesas-soc@vger.kernel.org Subject: [PATCH net-next v8 10/11] arm64: dts: rockchip: rk3568-photonicat: enable SGMII LAN port Date: Sat, 19 Sep 2026 20:51:17 +0800 Message-ID: <20260919125119.2107089-11-coiaprant@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260919125119.2107089-1-coiaprant@gmail.com> References: <20260919125119.2107089-1-coiaprant@gmail.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The Ariaboard Photonicat has a Motorcomm YT8521SC Gigabit Ethernet PHY connected to GMAC0 via XPCS SGMII. Enable the necessary nodes to make this port functional. Add rockchip,sgmii-mac-sel = <0> to the already enabled combphy2, to route the SGMII interface to GMAC0. RK3568 has three Combo PHYs that can carry SGMII; which one is wired to the XPCS is a board-level choice, and Photonicat uses combphy2. Enable the xpcs node and its port 0 sub-node, referencing combphy2 as the SerDes PHY. Add the mdio0 node with the YT8521SC PHY at address 3, including its reset GPIO and LED configuration. Also add LED configuration for the existing RGMII PHY on mdio1 for consistency. Signed-off-by: Coia Prant --- .../boot/dts/rockchip/rk3568-photonicat.dts | 74 ++++++++++++++++++- 1 file changed, 72 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-photonicat.dts b/arch/arm64/boot/dts/rockchip/rk3568-photonicat.dts index 58c1052ba8ef3..fdaa4a2a4328b 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-photonicat.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-photonicat.dts @@ -3,6 +3,7 @@ /dts-v1/; #include +#include #include #include #include "rk3568.dtsi" @@ -241,6 +242,7 @@ &combphy1 { }; &combphy2 { + rockchip,sgmii-mac-sel = <0>; status = "okay"; }; @@ -260,9 +262,18 @@ &cpu3 { cpu-supply = <&vdd_cpu>; }; -/* Motorcomm YT8521SC LAN port (require SGMII) */ +/* Motorcomm YT8521SC LAN port */ &gmac0 { - status = "disabled"; + assigned-clocks = <&cru SCLK_GMAC0_RX_TX>; + assigned-clock-parents = <&clk_gmac0_xpcs_mii>; + managed = "in-band-status"; + pcs-handle = <&xpcs_mii0>; + phy-handle = <&sgmii_phy>; + phy-mode = "sgmii"; + phy-supply = <&vcc_3v3>; + pinctrl-names = "default"; + pinctrl-0 = <&gmac0_miim>; + status = "okay"; }; /* Motorcomm YT8521SC WAN port */ @@ -341,6 +352,36 @@ &i2s0_8ch { status = "okay"; }; +&mdio0 { + sgmii_phy: ethernet-phy@3 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0x3>; + max-speed = <1000>; + reset-assert-us = <20000>; + reset-deassert-us = <100000>; + reset-gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_LOW>; + + leds { + #address-cells = <1>; + #size-cells = <0>; + + led@1 { + reg = <1>; + color = ; + function = LED_FUNCTION_LAN; + default-state = "keep"; + }; + + led@2 { + reg = <2>; + color = ; + function = LED_FUNCTION_LAN; + default-state = "keep"; + }; + }; + }; +}; + &mdio1 { rgmii_phy: ethernet-phy@3 { compatible = "ethernet-phy-ieee802.3-c22"; @@ -350,6 +391,25 @@ rgmii_phy: ethernet-phy@3 { reset-gpios = <&gpio4 RK_PC0 GPIO_ACTIVE_LOW>; rx-internal-delay-ps = <1500>; tx-internal-delay-ps = <1500>; + + leds { + #address-cells = <1>; + #size-cells = <0>; + + led@1 { + reg = <1>; + color = ; + function = LED_FUNCTION_WAN; + default-state = "keep"; + }; + + led@2 { + reg = <2>; + color = ; + function = LED_FUNCTION_WAN; + default-state = "keep"; + }; + }; }; }; @@ -586,3 +646,13 @@ &xin32k { pinctrl-names = "default"; pinctrl-0 = <&clk32k_out1>; }; + +&xpcs { + phys = <&combphy2 PHY_TYPE_SGMII>; + phy-names = "serdes"; + status = "okay"; +}; + +&xpcs_mii0 { + status = "okay"; +}; -- 2.47.3