From: patchwork-bot+linux-riscv@kernel.org
To: Jason Gunthorpe <jgg@nvidia.com>
Cc: linux-riscv@lists.infradead.org, alex@ghiti.fr,
aou@eecs.berkeley.edu, iommu@lists.linux.dev, joro@8bytes.org,
palmer@dabbelt.com, pjw@kernel.org, robin.murphy@arm.com,
tjeznach@rivosinc.com, will@kernel.org, lihangjing@bytedance.com,
luxu.kernel@bytedance.com, patches@lists.linux.dev,
xieyongji@bytedance.com
Subject: Re: [PATCH 0/5] Convert riscv to use the generic iommu page table
Date: Thu, 30 Apr 2026 03:25:26 +0000 [thread overview]
Message-ID: <177751952688.2274119.13814163549347100067.git-patchwork-notify@kernel.org> (raw)
In-Reply-To: <0-v1-d3317b0ee398+50-iommu_pt_riscv_jgg@nvidia.com>
Hello:
This series was applied to riscv/linux.git (fixes)
by Joerg Roedel <joerg.roedel@amd.com>:
On Tue, 4 Nov 2025 15:00:39 -0400 you wrote:
> [ It looks like the precursor series will be merged, along with VTD. If
> someone from riscv can test and review this it can likely go this cycle
> too. I couldn't even slightly test it. ]
>
> This is a fairly straightforward conversion of the RISC-V iommu driver to
> use the generic iommu page table code.
>
> [...]
Here is the summary with links:
- [1/5] iommupt: Add the RISC-V page table format
(no matching commit)
- [2/5] iommu/riscv: Disable SADE
https://git.kernel.org/riscv/c/e93e4a6363b8
- [3/5] iommu/riscv: Use the generic iommu page table
(no matching commit)
- [4/5] iommu/riscv: Enable SVNAPOT support for contiguous ptes
(no matching commit)
- [5/5] iommu/riscv: Allow RISC_VIOMMU to COMPILE_TEST
(no matching commit)
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
prev parent reply other threads:[~2026-04-30 3:27 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-04 19:00 [PATCH 0/5] Convert riscv to use the generic iommu page table Jason Gunthorpe
2025-11-04 19:00 ` [PATCH 1/5] iommupt: Add the RISC-V page table format Jason Gunthorpe
2025-11-04 23:17 ` Emil Renner Berthing
2025-11-06 0:24 ` Jason Gunthorpe
2025-11-04 19:00 ` [PATCH 2/5] iommu/riscv: Disable SADE Jason Gunthorpe
2025-11-04 19:00 ` [PATCH 3/5] iommu/riscv: Use the generic iommu page table Jason Gunthorpe
2025-11-04 19:00 ` [PATCH 4/5] iommu/riscv: Enable SVNAPOT support for contiguous ptes Jason Gunthorpe
2025-11-04 19:00 ` [PATCH 5/5] iommu/riscv: Allow RISC_VIOMMU to COMPILE_TEST Jason Gunthorpe
2026-04-30 3:25 ` patchwork-bot+linux-riscv [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=177751952688.2274119.13814163549347100067.git-patchwork-notify@kernel.org \
--to=patchwork-bot+linux-riscv@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=iommu@lists.linux.dev \
--cc=jgg@nvidia.com \
--cc=joro@8bytes.org \
--cc=lihangjing@bytedance.com \
--cc=linux-riscv@lists.infradead.org \
--cc=luxu.kernel@bytedance.com \
--cc=palmer@dabbelt.com \
--cc=patches@lists.linux.dev \
--cc=pjw@kernel.org \
--cc=robin.murphy@arm.com \
--cc=tjeznach@rivosinc.com \
--cc=will@kernel.org \
--cc=xieyongji@bytedance.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox