From: Conor Dooley <conor.dooley@microchip.com>
To: Palmer Dabbelt <palmer@dabbelt.com>
Cc: Paul Walmsley <paul.walmsley@sifive.com>,
Albert Ou <aou@eecs.berkeley.edu>, <linux-kernel@vger.kernel.org>,
<linux-riscv@lists.infradead.org>, <daire.mcnamara@microchip.com>,
<lewis.hanly@microchip.com>, <cyril.jean@microchip.com>,
Conor Dooley <conor.dooley@microchip.com>
Subject: [PATCH v2 0/4] polarfire soc kconfig/maintainers updates
Date: Thu, 21 Apr 2022 09:58:02 +0100 [thread overview]
Message-ID: <20220421085805.1220195-1-conor.dooley@microchip.com> (raw)
Hey Palmer,
As discussed, Kconfig.socs updated with the recently upstreamed drivers.
I took the liberty of also adding them to the maintainers entry.
The hwrng isnt in your tree, but was accepted today.
As you suggested, I added the vitesse phy driver in the kconfig.socs
entry - lmk if you don't like what I did with the comment.
In v2 I have replaced Lewis as a maintainer with Daire, since he is the
original author of the clock and pci drivers & a co-author on a bunch of
other (upcoming) drivers.
Thanks,
Conor.
Conor Dooley (4):
riscv: select peripheral drivers for polarfire soc
riscv: config: enable the mailbox framework
riscv: select vitesse phy driver for polarfire soc
MAINTAINERS: add polarfire rng, pci and clock drivers
MAINTAINERS | 5 ++++-
arch/riscv/Kconfig.socs | 5 +++++
arch/riscv/configs/defconfig | 1 +
3 files changed, 10 insertions(+), 1 deletion(-)
--
2.35.2
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next reply other threads:[~2022-04-21 8:59 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-21 8:58 Conor Dooley [this message]
2022-04-21 8:58 ` [PATCH v2 1/4] riscv: select peripheral drivers for polarfire soc Conor Dooley
2022-04-21 8:58 ` [PATCH v2 2/4] riscv: config: enable the mailbox framework Conor Dooley
2022-04-21 8:58 ` [PATCH v2 3/4] riscv: select vitesse phy driver for polarfire soc Conor Dooley
2022-04-22 0:18 ` kernel test robot
2022-04-22 1:29 ` kernel test robot
2022-04-21 8:58 ` [PATCH v2 4/4] MAINTAINERS: add polarfire rng, pci and clock drivers Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220421085805.1220195-1-conor.dooley@microchip.com \
--to=conor.dooley@microchip.com \
--cc=aou@eecs.berkeley.edu \
--cc=cyril.jean@microchip.com \
--cc=daire.mcnamara@microchip.com \
--cc=lewis.hanly@microchip.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox