Re: [PATCH v5 6/6] soc: renesas: Add L2 cache management for RZ/Five SoC

Christoph Hellwig
2022-12-16T07:03:10Z

On Thu, Dec 15, 2022 at 01:40:30PM -0800, Palmer Dabbelt wrote:
> Given that we already moved the SiFive one out it seems sane to just start
> with the rest in drivers/soc/$VENDOR. Looks like it was Christoph's idea to
> do the move, so I'm adding him in case he's got an opinion (and also the SOC
> alias, as that seems generally relevant).

Well, it isn't an integral architecture feature, so it doesn't really
beloing into arch. Even the irqchip and timer drivers that are more
less architectural are in drivers/ as they aren't really core
architecture code.