Re: [PATCH 4/5] riscv: dts: sophgo: add initial CV1800B SoC device tree

Conor Dooley
2023-10-02T12:20:07Z

[-- Attachment #1.1: Type: text/plain, Size: 467 bytes --]

On Sat, Sep 30, 2023 at 08:39:36PM +0800, Jisheng Zhang wrote:

> + plic: interrupt-controller@70000000 {
> + compatible = "sophgo,cv1800b-plic", "thead,c900-plic";

This fails dtbs_check, the compatible you added to the binding is
cv1800-plic.

> + reg = <0x70000000 0x4000000>;
> + interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>;
> + interrupt-controller;
> + #address-cells = <0>;
> + #interrupt-cells = <2>;
> + riscv,ndev = <101>;
> + };

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

[-- Attachment #2: Type: text/plain, Size: 161 bytes --]