From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C4FB0D39413 for ; Thu, 2 Apr 2026 10:56:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=9qgiKIDEW/JJFtB/a8unCtQfPjhtqUkBLcghfAPW5NY=; b=ZEw+Fwak0u9fpa uH2o4cwzfS/NIWP76CXeJVW8zzbr67YiAOc347mjfkqBiPuEb20N6IIekQ5kZZZP4GgWPFZy1wt52 iVMFSO7TiUBQQHYU2pd35t4uY1L3GRPNpHwovWxC7L/N2jpKEO6IvKUAuWadzjjkXVMhJZNDCszH+ xHB75z2iA+WvijK0hHTKsHPB+SYeXAyBRfJCmTDNZFoBo9v4ijQ0csTRTVyNvKBBKDTwrmnr0Aw+L WgdH2GYdSe0o+vxuEb6kyyqm6tnc07RpwIE9hxwCkr3RJ1d4i8qnBR5sSrfYpPcSbO8l8/j5FRIWE BcTx/OD9xLW+gX25Qqig==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1w8Fiv-0000000HS1K-0Khj; Thu, 02 Apr 2026 10:56:29 +0000 Received: from mail-bjschn02on2072f.outbound.protection.partner.outlook.cn ([2406:e500:4440:2::72f] helo=CHN02-BJS-obe.outbound.protection.partner.outlook.cn) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1w8Fir-0000000HRbO-04FA for linux-riscv@lists.infradead.org; Thu, 02 Apr 2026 10:56:27 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=B7MPgLEiMq8LDgPjebjgdYxX63rzkiDcfQTUNgPtmlBpaRFdzgjb6oDnI+Ny/xVlUYIdYEJkGMpGJmbIaQHWETA50BgvmQ8gKyCDeX+eZjvu7RURsI10otXqNZ6o92nEbLc+Cg0VH3kXIzvYq/SaiatxkMLqQFM2QINKmntIthSyauhOp/bku5za0i5Cpvnq8ybkvc1I8nmFHcD5Hnd/JGXKB10R7ACsvuVm0hAXf3INUxGzdxmn1pyy1KQND4e0zjPzenheVUR/czcNStV1Z0Wno+/vlFcwF0qUdnSennOQlFAdKk3DEDZJCpak73nfp90DVRwRx5YxVIAPUygZhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TY1sJOGTMdvYw4PqLPqWzjcDEj8TnmGzISpKgnHvgx4=; b=Ww4u57UB63MtJ++ZCCOiz4rhSfjauatOJiwDej3m8d3xUji94i7L7954cJaZkC5rFX4hyLVEzek/iJ0wqPyhHofUWe5Wmjt9U8gf+BzFvLL1Z4Zm6lDMMthmmRWO8FhxIQxl6Hz8S9fLqXWMDfZvdfigDP9O6d4qtE4XhpbqxSH6QMYy/enZ0i9M/2lHNugbWyy6Ed3arssTebvMaJFR76/aP+TAvj+Vy43s1QPlB3lhKGYKi2oz5JARt26ZJcThSx8FlQJY8qAhr8n+rk2cD1nkJ0Ezg/cgwm0YSP9nafsVa5TYnVbQzoUEaPhz4Rl0x+CT+YXsDClZUGpsqAYLAA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=starfivetech.com; dmarc=pass action=none header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=starfivetech.com; Received: from ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn (2406:e500:c550:19::5) by ZQ0PR01MB1048.CHNPR01.prod.partner.outlook.cn (2406:e500:c550:d::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.20; Thu, 2 Apr 2026 10:56:17 +0000 Received: from ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn ([fe80::63d1:b688:cab7:50cb]) by ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn ([fe80::63d1:b688:cab7:50cb%7]) with mapi id 15.20.9769.017; Thu, 2 Apr 2026 10:56:17 +0000 From: Changhuang Liang To: Michael Turquette , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stephen Boyd , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , Emil Renner Berthing , Kees Cook , "Gustavo A . R . Silva" , Richard Cochran Cc: linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-hardening@vger.kernel.org, netdev@vger.kernel.org, Sia Jee Heng , Hal Feng , Ley Foon Tan , Changhuang Liang Subject: [PATCH v1 18/22] clk: starfive: Add StarFive JHB100 Peripheral-2 clock driver Date: Thu, 2 Apr 2026 03:55:19 -0700 Message-Id: <20260402105523.447523-19-changhuang.liang@starfivetech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260402105523.447523-1-changhuang.liang@starfivetech.com> References: <20260402105523.447523-1-changhuang.liang@starfivetech.com> X-ClientProxiedBy: ZQ0PR01CA0028.CHNPR01.prod.partner.outlook.cn (10.2.0.210) To ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn (10.2.3.165) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: ZQ0PR01MB1208:EE_|ZQ0PR01MB1048:EE_ X-MS-Office365-Filtering-Correlation-Id: 1eacaf5c-849c-4c6f-6e63-08de90a67745 X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|7416014|52116014|376014|366016|921020|38350700014|22082099003|18002099003|56012099003; X-Microsoft-Antispam-Message-Info: yPJPkK3YvQjKdcNf0XAXaEeeJ6jOxevC6pxNSNNm9t9FRwrXvh2Y69ciDnpa5ae6Rtqnl1F0insdRB8kmnaHIQOAbakyKdf5pqtu6B/4xdzukGW+u2/kBEFOhSKzuU8Cxjeu3VmcabKkSLOz+YuF1AB271VggiIARpYnVfhvWwUlim8raji7Buh0M1igGRKLK2QmQLbbwLnjmBgfMQhqfZbsnFnaSAjxMZCw3XJs1kkCOGQKSTe5b9EDZKKcZhfljU1xmZmAep+heR6LpK9/ubwd6UgF1M5Xm+DR2KtzcsQYBTAunHgEeRvQiYTtlBPprrW2Je6FkC4p6uPCwzoBRJwtToj3w3D7fLKoGVA6efeCDKIOH54nYDtOKNPNihTsuknJHhqlnivydTvX2bRJDtDo4HILbK1kIVAoFIEBzYaKFEc0Rp4WWpvV2r38/PENXeopjlT9+9+xC3D1wS2uZGNIUxUaGDuPq8qNDMGm2SLhmg5EkN0oUHOgg75dnkMwpn14EyP6vvMVHPDfiDLhvrBOUz41NRtxSDopDxXP0nA3Zt/tlYVHyeT8EdIqo+WqhDZwVVFC62a9How8YpxVdWt0bvlGzI9CjVhOGClvMZ4= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(52116014)(376014)(366016)(921020)(38350700014)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?yhGgVpCEY2ilfSZ+E1Y1DkkaijQvUQiv9JEEN1k7lCYvKAS8tY87y4hK5hmv?= =?us-ascii?Q?j4TActzA7lfAZJKLLRY7+cPsn9dkN+GLjMblRJ1Ba9MujrwMe9PkPPB4ymkI?= =?us-ascii?Q?IO9v5UK3Xg3ADWPJ+Q6KR3NK4ydZ2PZWqEmrFHch6h6l7hS7H7l+LPeJVwJ7?= =?us-ascii?Q?doYZSU22czE+WOfelXjzMpO3R0jJV1N3VGHdpHul/YpVCTMwVqAP1IE5N8Bn?= =?us-ascii?Q?0n7i5/dU3ZEHnhrF6uLkge0WasWWhHpBMS2MceHmKj3CxGLzIeg4oEnUQRux?= =?us-ascii?Q?Z26/YXQ8v+EYWuhODOnb9q8s6diObPkafA6BqEMfYVAnIUD03ovTFY2F3WpC?= =?us-ascii?Q?18kUP9zhttcAzHRvo2X2AAlvjBPMaxfPbv+ZGfjNVVrPQLuQTe669BU2SBL9?= =?us-ascii?Q?Bd17VRRCmO+SE/MQrUEmShNfTv4oUzewaHENV3QiWfZ006xIqOY2MT9Kffpy?= =?us-ascii?Q?Dvwjlr+jgLahNx4Z2mRtvMilD2CLY90/PvDKpGdI2HBAxOoNtjVoKV//6hJ6?= =?us-ascii?Q?L9Rzz/AmhG2G+llbrvcudwl8JWUL7itZbcPaNWdclEKYH2WoBWipiXN1pZPZ?= =?us-ascii?Q?mxhSr1Nw7hhJY5xDByLHUkABY9Ojc1hEtj8Rw4Mld2gAoeYtknxRtyZcstCt?= =?us-ascii?Q?utOagde1LYrlxsJpUOQEUDsD9LUR7m6Z2JiBV/ILSwKkI7QJirEhKzaJH/HV?= =?us-ascii?Q?YGtTMzlj0fJ8X2kdAiDcPyZLo3HQM4Yv+l0RWaW7bYuqouKSz+O+t+WW80Re?= =?us-ascii?Q?cK2N6vTcaaGeSqWlwO4VX92F5DJg7LeSxGxhdOQb5Whri46OJUsqlk95rCsf?= =?us-ascii?Q?HbM0RlbqX0p346EZ6yy5zFMTfVgvjC/zHeLu8OImE0oS84ASEiy7Mj11AHXh?= =?us-ascii?Q?jdLEO8fRIFLSWTNZkiIDtYzleq1Gfb+nKJpK2QbVeNO73vKOONfftpRhlVsF?= =?us-ascii?Q?W7miZLwda/WILVcUPhohCV/s/KZkvuqmBw4Kf1eTDI/N21uV/Zadl5Nbjc91?= =?us-ascii?Q?Zpz8zb2QCSUlUWXclmpJokh76tlY4i7oRdkx8E3seIwKKSdhP9i2b4wePhE+?= =?us-ascii?Q?yIZMb8h3dUN4Sscpye/kcfu69EX2/yJvYuJr9l0TygkluVWA8/VJ+KdhvzTs?= =?us-ascii?Q?Um7o3dJ7i89qtaN8Owdl1D6Ji5P0G0teEOUyJY4Yqp+hxRqfhljRvb32d1Su?= =?us-ascii?Q?PFTSgr4NPwx2MD97NZWNqGZELYi+8EHCASPZicX+/q5Cdvm67OVqKB6y9QvG?= =?us-ascii?Q?a5xq4k8M8FOG+q7mP8k2ftComdp+429dkrmTR7K+40hDVM9BcV/u1TR0ZH66?= =?us-ascii?Q?lrdo/ooDsrFMP9pe8tSsF2fWoNtiPM9bdYvukjEME+qXHxd1v1W2uYBk5pPE?= =?us-ascii?Q?O0hqFqEVpa+bHYmCE88/33zWg8rqJ8XxTaezz6jcFerb50ZUYB0XM4igAC3O?= =?us-ascii?Q?gpg/GSawi+098oFlp6TD1UBQKFMRuc/1CwIC3vD6hTqk+FcIm5rxSa5x8xbA?= =?us-ascii?Q?7TvHNYN4hB++vPUK3nykJlNWPbDGPPHC7LHwRFa2FxQ+6TbXqToSAuCfoE/7?= =?us-ascii?Q?fbbsa8MLLirtcdSxlgv0FZd73QB4J/5qkF9KKoeJEjLeUFW+pR2kNIjy0Lg0?= =?us-ascii?Q?86ie5mvcun0q+RQUmETcPUXDutKKjZINzbiYM5zpph45GsFEoqkBc5cL+66p?= =?us-ascii?Q?lKxX6bTHa3JZNMj0CM4ffnh3/kGbX5UtO/tYEREMZ0+6HNggAMbBaitKDXWj?= =?us-ascii?Q?IX4HqqQ3EVQqsC8OFjEPSUyFtVtIzmfNqtSf4aSImRTWGq1tP8fO?= X-OriginatorOrg: starfivetech.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1eacaf5c-849c-4c6f-6e63-08de90a67745 X-MS-Exchange-CrossTenant-AuthSource: ZQ0PR01MB1208.CHNPR01.prod.partner.outlook.cn X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2026 10:56:17.4629 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 7kgFsAHt3V2Hs+ze1povXqVghF6SpdC08KO61GA+H536v2S6u7lHDYSsJS0BNh22U9IzLCJFZMNPQKnQnO77dVhkk8RbDMIt2p19HKWlnYJEnZuM2HHoVOpH54ZS0m9d X-MS-Exchange-Transport-CrossTenantHeadersStamped: ZQ0PR01MB1048 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260402_035625_095261_828F4EE1 X-CRM114-Status: GOOD ( 13.35 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add driver for the StarFive JHB100 Peripheral-2 clock controller. Signed-off-by: Changhuang Liang --- drivers/clk/starfive/Kconfig | 8 + drivers/clk/starfive/Makefile | 1 + .../clk/starfive/clk-starfive-jhb100-per2.c | 232 ++++++++++++++++++ 3 files changed, 241 insertions(+) create mode 100644 drivers/clk/starfive/clk-starfive-jhb100-per2.c diff --git a/drivers/clk/starfive/Kconfig b/drivers/clk/starfive/Kconfig index 72cf314c6cfc..01d6d325dcd0 100644 --- a/drivers/clk/starfive/Kconfig +++ b/drivers/clk/starfive/Kconfig @@ -89,6 +89,14 @@ config CLK_STARFIVE_JHB100_PER1 Say yes here to support the peripheral-1 clock controller on the StarFive JHB100 SoC. +config CLK_STARFIVE_JHB100_PER2 + bool "StarFive JHB100 peripheral-2 clock support" + depends on CLK_STARFIVE_JHB100_SYS0 + default ARCH_STARFIVE + help + Say yes here to support the peripheral-2 clock controller + on the StarFive JHB100 SoC. + config CLK_STARFIVE_JHB100_SYS0 bool "StarFive JHB100 system-0 clock support" depends on ARCH_STARFIVE || COMPILE_TEST diff --git a/drivers/clk/starfive/Makefile b/drivers/clk/starfive/Makefile index 51511086a727..044e1942ccfa 100644 --- a/drivers/clk/starfive/Makefile +++ b/drivers/clk/starfive/Makefile @@ -13,6 +13,7 @@ obj-$(CONFIG_CLK_STARFIVE_JH7110_VOUT) += clk-starfive-jh7110-vout.o obj-$(CONFIG_CLK_STARFIVE_JHB100_PER0) += clk-starfive-jhb100-per0.o obj-$(CONFIG_CLK_STARFIVE_JHB100_PER1) += clk-starfive-jhb100-per1.o +obj-$(CONFIG_CLK_STARFIVE_JHB100_PER2) += clk-starfive-jhb100-per2.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS0) += clk-starfive-jhb100-sys0.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS1) += clk-starfive-jhb100-sys1.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS2) += clk-starfive-jhb100-sys2.o diff --git a/drivers/clk/starfive/clk-starfive-jhb100-per2.c b/drivers/clk/starfive/clk-starfive-jhb100-per2.c new file mode 100644 index 000000000000..42b9dbd11618 --- /dev/null +++ b/drivers/clk/starfive/clk-starfive-jhb100-per2.c @@ -0,0 +1,232 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * StarFive JHB100 Peripheral-2 Clock Driver + * + * Copyright (C) 2024 StarFive Technology Co., Ltd. + * + * Author: Changhuang Liang + * + */ + +#include +#include +#include +#include + +#include "clk-starfive-jhb100.h" + +#define JHB100_PER2CLK_NUM_CLKS (JHB100_PER2CLK_MAIN_ICG_EN_GMAC3 + 1) + +/* external clocks */ +#define JHB100_PER2CLK_600 (JHB100_PER2CLK_NUM_CLKS + 0) +#define JHB100_PER2CLK_400 (JHB100_PER2CLK_NUM_CLKS + 1) +#define JHB100_PER2CLK_125 (JHB100_PER2CLK_NUM_CLKS + 2) +#define JHB100_PER2CLK_GMAC2_RGMII_RX (JHB100_PER2CLK_NUM_CLKS + 3) +#define JHB100_PER2CLK_GMAC2_RMII_REF (JHB100_PER2CLK_NUM_CLKS + 4) +#define JHB100_PER2CLK_OSC (JHB100_PER2CLK_NUM_CLKS + 5) +#define JHB100_PER2CLK_GMAC3_SGMII_TX (JHB100_PER2CLK_NUM_CLKS + 6) +#define JHB100_PER2CLK_GMAC3_SGMII_RX (JHB100_PER2CLK_NUM_CLKS + 7) + +static const struct starfive_clk_data jhb100_per2crg_clk_data[] = { + STARFIVE__DIV(JHB100_PER2CLK_300, "per2_300", 2, + JHB100_PER2CLK_600), + STARFIVE__DIV(JHB100_PER2CLK_100, "per2_100", 4, + JHB100_PER2CLK_400), + STARFIVE__DIV(JHB100_PER2CLK_50, "per2_50", 2, + JHB100_PER2CLK_100), + STARFIVE__DIV(JHB100_PER2CLK_GMAC2_RMII_50, "gmac2_rmii_50", 2, + JHB100_PER2CLK_100), + STARFIVE__DIV(JHB100_PER2CLK_CAN0_CORE_DIV, "can0_core_div", 20, + JHB100_PER2CLK_400), + STARFIVE__DIV(JHB100_PER2CLK_CAN1_CORE_DIV, "can1_core_div", 20, + JHB100_PER2CLK_400), + STARFIVE__DIV(JHB100_PER2CLK_CAN0_TIMER, "can0_timer", 100, + JHB100_PER2CLK_100), + STARFIVE__DIV(JHB100_PER2CLK_CAN1_TIMER, "can1_timer", 100, + JHB100_PER2CLK_100), + STARFIVE__DIV(JHB100_PER2CLK_RTC_CORE_DIV, "rtc_core_div", 763, + JHB100_PER2CLK_OSC), + STARFIVE__MUX(JHB100_PER2CLK_GMAC2_RMII_MUX_DLY, "gmac2_rmii_mux_dly", 0, 2, + JHB100_PER2CLK_GMAC2_RMII_REF, + JHB100_PER2CLK_GMAC2_RMII_50), + STARFIVE__DIV(JHB100_PER2CLK_GMAC2_RMII_DIV, "gmac2_rmii_div", 20, + JHB100_PER2CLK_GMAC2_RMII_MUX_DLY), + STARFIVE__MUX(JHB100_PER2CLK_GMAC2_RGMII_125_MUX, "gmac2_rgmii_125_mux", 0, 2, + JHB100_PER2CLK_GMAC2_RGMII_RX, + JHB100_PER2CLK_125), + STARFIVE__DIV(JHB100_PER2CLK_GMAC2_RGMII_DIV, "gmac2_rgmii_div", 50, + JHB100_PER2CLK_125), + STARFIVE__MUX(JHB100_PER2CLK_GMAC2_TX_MUX, "gmac2_tx_mux", 0, 2, + JHB100_PER2CLK_GMAC2_RMII_DIV, + JHB100_PER2CLK_GMAC2_RGMII_DIV), + STARFIVE__INV(JHB100_PER2CLK_GMAC2_TX_180_BUF, "gmac2_tx_180_buf", + JHB100_PER2CLK_GMAC2_TX_MUX), + STARFIVE__MUX(JHB100_PER2CLK_GMAC2_RX_MUX_DLY, "gmac2_rx_mux_dly", 0, 2, + JHB100_PER2CLK_GMAC2_RMII_DIV, + JHB100_PER2CLK_GMAC2_RGMII_125_MUX), + STARFIVE__INV(JHB100_PER2CLK_GMAC2_RX_180_BUF, "gmac2_rx_180_buf", + JHB100_PER2CLK_GMAC2_RX_MUX_DLY), + STARFIVE__MUX(JHB100_PER2CLK_GMAC2_TXCK_MUX_DLY, "gmac2_txck_mux_dly", 0, 2, + JHB100_PER2CLK_GMAC2_RMII_50, + JHB100_PER2CLK_GMAC2_TX_MUX), + STARFIVE__MUX(JHB100_PER2CLK_GMAC3_TX_125_MUX, "gmac3_tx_125_mux", 0, 2, + JHB100_PER2CLK_GMAC3_SGMII_TX, + JHB100_PER2CLK_125), + STARFIVE__MUX(JHB100_PER2CLK_GMAC3_RX_125_MUX, "gmac3_rx_125_mux", 0, 2, + JHB100_PER2CLK_GMAC3_SGMII_RX, + JHB100_PER2CLK_125), + STARFIVE__DIV(JHB100_PER2CLK_GMAC3_TX_DIV, "gmac3_tx_div", 50, + JHB100_PER2CLK_GMAC3_TX_125_MUX), + STARFIVE__DIV(JHB100_PER2CLK_GMAC3_RX_DIV, "gmac3_rx_div", 50, + JHB100_PER2CLK_GMAC3_RX_125_MUX), + STARFIVE_GATE(JHB100_PER2CLK_SENSORS_PERIPH2, "sensors_periph2", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_FAN_TACH_PCLK, "fan_tach_pclk", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_TX_I, "ether0_rmiiandrgmii_tx_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC2_TX_MUX), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_RX_I, "ether0_rmiiandrgmii_rx_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC2_RX_MUX_DLY), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_TX_180_I, "ether0_rmiiandrgmii_tx_180_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC2_TX_180_BUF), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_RX_180_I, "ether0_rmiiandrgmii_rx_180_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC2_RX_180_BUF), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_PTP_REF_I, "ether0_rmiiandrgmii_ptp_ref_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_50), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_RMII_I, "ether0_rmiiandrgmii_rmii_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC2_RMII_MUX_DLY), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_CSR_I, "ether0_rmiiandrgmii_csr_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_ETHER0_RMIIANDRGMII_ACLK_I, "ether0_rmiiandrgmii_aclk_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_300), + STARFIVE_GATE(JHB100_PER2CLK_RMIIANDRGMII_IOMUX_GMAC2_TXCK, "rmiiandrgmii_iomux_gmac2_txck", + CLK_IS_CRITICAL, JHB100_PER2CLK_GMAC2_TXCK_MUX_DLY), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_TX_I, "ether1_sgmii_tx_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC3_TX_DIV), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_RX_I, "ether1_sgmii_rx_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC3_RX_DIV), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_TX_125_I, "ether1_sgmii_tx_125_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC3_TX_125_MUX), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_RX_125_I, "ether1_sgmii_rx_125_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_GMAC3_RX_125_MUX), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_PTP_REF_I, "ether1_sgmii_ptp_ref_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_50), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_CSR_I, "ether1_sgmii_csr_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_ACLK_I, "ether1_sgmii_aclk_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_300), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_PHY_PCLK_I, "ether1_sgmii_phy_pclk_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_ETHER1_SGMII_REF_25_I, "ether1_sgmii_ref_25_i", + CLK_IGNORE_UNUSED, JHB100_PER2CLK_OSC), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_CAN0, "main_icg_en_can0", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_CAN1, "main_icg_en_can1", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_DMAC_8CH, "main_icg_en_dmac_8ch", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_RTC_SCAN, "main_icg_en_rtc_scan", CLK_IS_CRITICAL, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_ADC0, "main_icg_en_adc0", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_ADC1, "main_icg_en_adc1", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_GMAC2, "main_icg_en_gmac2", 0, + JHB100_PER2CLK_100), + STARFIVE_GATE(JHB100_PER2CLK_MAIN_ICG_EN_GMAC3, "main_icg_en_gmac3", 0, + JHB100_PER2CLK_100), +}; + +static int jhb100_per2crg_probe(struct platform_device *pdev) +{ + struct starfive_clk_priv *priv; + unsigned int idx; + int ret; + + priv = devm_kzalloc(&pdev->dev, + struct_size(priv, reg, JHB100_PER2CLK_NUM_CLKS), + GFP_KERNEL); + if (!priv) + return -ENOMEM; + + spin_lock_init(&priv->rmw_lock); + priv->num_reg = JHB100_PER2CLK_NUM_CLKS; + priv->dev = &pdev->dev; + priv->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + for (idx = 0; idx < JHB100_PER2CLK_NUM_CLKS; idx++) { + u32 max = jhb100_per2crg_clk_data[idx].max; + struct clk_parent_data parents[4] = {}; + struct clk_init_data init = { + .name = jhb100_per2crg_clk_data[idx].name, + .ops = starfive_clk_ops(max), + .parent_data = parents, + .num_parents = + ((max & STARFIVE_CLK_MUX_MASK) >> STARFIVE_CLK_MUX_SHIFT) + 1, + .flags = jhb100_per2crg_clk_data[idx].flags, + }; + struct starfive_clk *clk = &priv->reg[idx]; + unsigned int i; + + if (!init.name) + continue; + + for (i = 0; i < init.num_parents; i++) { + unsigned int pidx = jhb100_per2crg_clk_data[idx].parents[i]; + + if (pidx < JHB100_PER2CLK_NUM_CLKS) + parents[i].hw = &priv->reg[pidx].hw; + else if (pidx == JHB100_PER2CLK_600) + parents[i].fw_name = "per2_600"; + else if (pidx == JHB100_PER2CLK_400) + parents[i].fw_name = "per2_400"; + else if (pidx == JHB100_PER2CLK_125) + parents[i].fw_name = "per2_125"; + else if (pidx == JHB100_PER2CLK_GMAC2_RGMII_RX) + parents[i].fw_name = "per2_gmac2_rgmii_rx"; + else if (pidx == JHB100_PER2CLK_GMAC2_RMII_REF) + parents[i].fw_name = "per2_gmac2_rmii_ref"; + else if (pidx == JHB100_PER2CLK_GMAC3_SGMII_TX) + parents[i].fw_name = "per2_gmac3_sgmii_tx"; + else if (pidx == JHB100_PER2CLK_GMAC3_SGMII_RX) + parents[i].fw_name = "per2_gmac3_sgmii_rx"; + else if (pidx == JHB100_PER2CLK_OSC) + parents[i].fw_name = "osc"; + } + + clk->hw.init = &init; + clk->idx = idx; + clk->max_div = max & STARFIVE_CLK_DIV_MASK; + + ret = devm_clk_hw_register(&pdev->dev, &clk->hw); + if (ret) + return ret; + } + + ret = devm_of_clk_add_hw_provider(&pdev->dev, starfive_clk_get, priv); + if (ret) + return ret; + + return jhb100_reset_controller_register(priv, "r-per2", 0); +} + +static const struct of_device_id jhb100_per2crg_match[] = { + { .compatible = "starfive,jhb100-per2crg" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, jhb100_per2crg_match); + +static struct platform_driver jhb100_per2crg_driver = { + .probe = jhb100_per2crg_probe, + .driver = { + .name = "clk-starfive-jhb100-per2", + .of_match_table = jhb100_per2crg_match, + }, +}; +module_platform_driver(jhb100_per2crg_driver); + +MODULE_AUTHOR("Changhuang Liang "); +MODULE_DESCRIPTION("StarFive JHB100 Peripheral-2 Clock Driver"); +MODULE_LICENSE("GPL"); -- 2.25.1 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv