From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 687BBD5E370 for ; Tue, 16 Dec 2025 14:24:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:Cc:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=HKPVCtTxoXVfXeX/gsifZpOB9Uc+XU+1FAZ1Idc4/1k=; b=V6cPpGhqRy4Kiz VIxBQySORo+SugHw6Nfvhvy5bKR+XoeOI6HhUKuC934ZrnX6j4ZZUUZL8vXime4OJ7uNDqo+7XViQ vyRVUdiSLTU7fKiWuKxovLWyEJjrmB1QyvpEkxDFFi3vJlkksRYPnF+kQX/vVKFs7FMLtjDG963Y3 Lo2rZvhoKJHoJcYGm2CNaqrPFo1chb2ezuJ6QRGWNWJcV7JGV+q3x2qmR9vib0GqWUt3GM5fFyLjC GGZRyfr6az99S16Aq+6btTY3GsoVai1ibPaqA+G7y8MZz2QjK08fX/09Guk4Z+vXx17Qxi/mK2eN2 Izt2T4QySm0XKa38dW6g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1vVVyL-00000005Km7-2JTY; Tue, 16 Dec 2025 14:24:17 +0000 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1vVVyI-00000005Klc-1lmW for linux-riscv@lists.infradead.org; Tue, 16 Dec 2025 14:24:16 +0000 Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id E3E5F3F7BB for ; Tue, 16 Dec 2025 14:24:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20251003; t=1765895052; bh=DeBKVqet2G7JfUg3904XUfDizhOtR0zCo3pShlOQvu8=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=rQngKjx0EeQprXIXiwF1xTL0cImT38Qj/rMsABb+q98RhjYQj567EHMiDWqfy0tYE JtjBAaAVUTKjbtOuihBnVL+rrzcw3GKS5if0+sv6aEsSV7wpr1KoN+K4PcQBD0TRqq jgJSBG6VkZbuoIxMB8A4s8RZdiAvmN2YAd51IN2DOlJkrDHCN0r96XquUaIwpCCCUl HalnR13jY881reOGHTPsnZ5uiONfInPQro8Wint9v6Sw8XN5VM14OLNen2wY5J4XiZ Fq1SIIFcRuUumw4dj78Fj6Y3+8Oygxvz+L2H3ievCuDvOWgShHUy7wl/AmksypfK/Z JW4ScXpR9R73t+2Le7mTYn5cXDJFp81nwSnV/F68KqRnPFQRytToXrq25LqvW3C8y1 BVLWhPcOyXEQ+4f3QcIaNBpqrxtuWr7sV/SVoRU4MAhD8Ji+5Qxdh5QPkkLdV9rVxO pGv77ww5puVznRYyTuMmfF06KaQtYhBapZtsFkCaxsEC+d+yZzhc5Gtnko1shqZk+5 T0csiTgBK3Y3FUivpN+DFZH02P9U+30r1axlEvukWOysA7mKE4/cTw3Yg2dsTtMXwh 2rovXcChekd7oncidUnc1qOgCgCNOfU9a3k79X3xvq9RLGvCf4qv/RdZhf00MOjeyj cZ4wuzfX324hNCx52/mcYKT0= Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-b79ff23157fso261561266b.2 for ; Tue, 16 Dec 2025 06:24:11 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765895049; x=1766499849; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=DeBKVqet2G7JfUg3904XUfDizhOtR0zCo3pShlOQvu8=; b=pi/YruJq+mnQQH0Eh363AwUf7rB0+AsdILimYH/FWyqKkObTa3lwHpvdK4/YxdPuG8 OiHIF0/TSs61M5h/CW0JOKxpShCvWiEL4in27OUDNu6vBe7bnF7Lh3VAwg/6ZhRlngHN NPf9nIFdvLsTQPAqfYkrUNyvl1GSVbsl5K0JVCIN1R3G7kGwTmTXPW+bhb/CfFl1RNvD YOCFKVVigQFlyQX5aZ1rHpJSwmJTewbOEbFEPo4471p3tp+JowQkrLIuvAUlbMv4LNL9 6VK4S8fac9o1GIshwKjW94MF8EHNGq16I8gi/6/iFzc1+mjiCm+8Zov/YVE9pQoy5xrj 9SSA== X-Forwarded-Encrypted: i=1; AJvYcCUri80urdxyJ0sY+gf8JRTCutsm9Dzi7lsO//9rMTsWmR+kSosfEnn/3lch1SF9rHFzdkMXFjMMe0WN9g==@lists.infradead.org X-Gm-Message-State: AOJu0Yz9vhnWJFOx0/PLRTZ8PWRRZWTUTwJ+JhubnH/jYopu43i7mSeH TRaYBnVYodLLVJVQmWkrZCnkUaj8odef4V9/+KWvUekER910/lcSraiTQ6sJoaG8scezxeeY9HJ yGVwHj36VDhNbYnMGXg0Qv+KGqzxKw7PdGTOmpOa/7xs+ydi/MDEo+zTVGbiA5zD5zNxEkTiTRS SDyUCQZcRWtw== X-Gm-Gg: AY/fxX4O5Fi0KgdB49fINin1OOOkUonH2Rjm3ZbBe2O//k4GRusvAjNG2UXjsYZ3hYi GICdpJV2A+eYJzNhnWQ+JsGSGfR51QudqIKmsRq1Yl8f7HbbzhsM795/iZj6hDu54LKoXEki4CZ VjhGZRVLQmWzZWYmAc7DioDybAihVW3aVNIRvfVkwVSYFxgua649LBeHAtzM0TwrN6/oZOy/74r K5t/LuH30sXY81pNEBhVCUsJPu2rBrnmRPnhso3LehS3a4uaTi7kWTskWqfRucAi5gt/BvfJ5HC A15UZOzPZWoWhAjio2uJ2+wkz7Os443BNJ/DYDLZpRrmq4KzrvZULVnfdB1ECwpcFXq66N6gNaI rrW4aM5Jg8FK+b18m+FGMsTRLjhNaKwkYdn+ecbIXkHw/A9we4Fz2UO6DsVcvqQ0hE+Mlv6hQTQ IBVLtbRjE= X-Received: by 2002:a17:907:cd07:b0:b7a:1b9c:ba5a with SMTP id a640c23a62f3a-b7d238ba8cdmr1366980366b.32.1765895049375; Tue, 16 Dec 2025 06:24:09 -0800 (PST) X-Google-Smtp-Source: AGHT+IGHi8U3ire58qlr5lfvSspx1MheSPYOV5do1qJVrNR5GUwWevCdrfEa6hTxlrpOZ1LReoGe3w== X-Received: by 2002:a17:907:cd07:b0:b7a:1b9c:ba5a with SMTP id a640c23a62f3a-b7d238ba8cdmr1366978166b.32.1765895048802; Tue, 16 Dec 2025 06:24:08 -0800 (PST) Received: from [192.168.103.125] (ip-005-147-080-091.um06.pools.vodafone-ip.de. [5.147.80.91]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa570167sm1661625066b.57.2025.12.16.06.24.07 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 16 Dec 2025 06:24:08 -0800 (PST) Message-ID: <60948ca2-ed3d-485b-9b11-15df7ef8791d@canonical.com> Date: Tue, 16 Dec 2025 15:24:05 +0100 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 7/8] riscv: dts: spacemit: add initial device tree of SpacemiT K3 SoC To: Guodong Xu Cc: Paul Walmsley , Palmer Dabbelt , Conor Dooley , Kevin Meng Zhang , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, spacemit@lists.linux.dev, linux-serial@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan , Daniel Lezcano , Thomas Gleixner , Samuel Holland , Anup Patel , Greg Kroah-Hartman , Jiri Slaby , Lubomir Rintel , Yangyu Chen References: <20251216-k3-basic-dt-v1-0-a0d256c9dc92@riscstar.com> <20251216-k3-basic-dt-v1-7-a0d256c9dc92@riscstar.com> Content-Language: en-US From: Heinrich Schuchardt In-Reply-To: <20251216-k3-basic-dt-v1-7-a0d256c9dc92@riscstar.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20251216_062414_826730_4F5C7BCB X-CRM114-Status: GOOD ( 15.87 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org On 12/16/25 14:32, Guodong Xu wrote: > SpacemiT K3 is equipped with 8 X100 cores, which are RVA23 compliant. > Add nodes of uarts, timer and interrupt-controllers. > > Signed-off-by: Guodong Xu > --- > arch/riscv/boot/dts/spacemit/k3.dtsi | 529 +++++++++++++++++++++++++++++++++++ > 1 file changed, 529 insertions(+) > > diff --git a/arch/riscv/boot/dts/spacemit/k3.dtsi b/arch/riscv/boot/dts/spacemit/k3.dtsi > new file mode 100644 > index 0000000000000000000000000000000000000000..cb27b790716fdd6dc2bc89c28dd2588a596a5af9 > --- /dev/null > +++ b/arch/riscv/boot/dts/spacemit/k3.dtsi > @@ -0,0 +1,529 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > +/* > + * Copyright (c) 2025 SpacemiT (Hangzhou) Technology Co. Ltd > + * Copyright (c) 2025 Guodong Xu > + */ > + > +#include > + > +/dts-v1/; > + > +/ { > + #address-cells = <2>; > + #size-cells = <2>; > + model = "SpacemiT K3"; > + compatible = "spacemit,k3"; > + > + aliases { > + serial0 = &uart0; > + serial2 = &uart2; > + serial3 = &uart3; > + serial4 = &uart4; > + serial5 = &uart5; > + serial6 = &uart6; > + serial7 = &uart7; > + serial8 = &uart8; > + serial9 = &uart9; > + serial10 = &uart10; > + }; > + > + cpus: cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + timebase-frequency = <24000000>; > + > + cpu_0: cpu@0 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <0>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; This not the description of an RVA23S64 cpu. It is not even RVA23U64, e.g. `supm` is missing. Is the description incomplete or is the CPU not compliant? Best regards Heinrich > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache0>; > + mmu-type = "riscv,sv39"; > + > + cpu0_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_1: cpu@1 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <1>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache0>; > + mmu-type = "riscv,sv39"; > + > + cpu1_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_2: cpu@2 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <2>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache0>; > + mmu-type = "riscv,sv39"; > + > + cpu2_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_3: cpu@3 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <3>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache0>; > + mmu-type = "riscv,sv39"; > + > + cpu3_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_4: cpu@4 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <4>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache1>; > + mmu-type = "riscv,sv39"; > + > + cpu4_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_5: cpu@5 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <5>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache1>; > + mmu-type = "riscv,sv39"; > + > + cpu5_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_6: cpu@6 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <6>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache1>; > + mmu-type = "riscv,sv39"; > + > + cpu6_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + cpu_7: cpu@7 { > + compatible = "spacemit,x100", "riscv"; > + device_type = "cpu"; > + reg = <7>; > + riscv,isa-base = "rv64i"; > + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "h", > + "smaia", "smstateen", "ssaia", "sscofpmf", > + "ssnpm", "sstc", "svade", "svinval", "svnapot", > + "svpbmt", "zawrs", "zba", "zbb", "zbc", "zbs", > + "zca", "zcb", "zcd", "zcmop", "zfa", "zfbfmin", > + "zfh", "zfhmin", "zicbom", "zicbop", "zicboz", > + "zicntr", "zicond", "zicsr", "zifencei", > + "zihintntl", "zihintpause", "zihpm", "zimop", > + "zkt", "zvbb", "zvbc", "zvfbfmin", "zvfbfwma", > + "zvfh", "zvfhmin", "zvkb", "zvkg", "zvkn", > + "zvknc", "zvkned", "zvkng", "zvknha", > + "zvknhb", "zvks", "zvksc", "zvksed", > + "zvksg", "zvksh", "zvkt"; > + riscv,cbom-block-size = <64>; > + riscv,cbop-block-size = <64>; > + riscv,cboz-block-size = <64>; > + i-cache-block-size = <64>; > + i-cache-size = <65536>; > + i-cache-sets = <256>; > + d-cache-block-size = <64>; > + d-cache-size = <65536>; > + d-cache-sets = <256>; > + next-level-cache = <&l2_cache1>; > + mmu-type = "riscv,sv39"; > + > + cpu7_intc: interrupt-controller { > + compatible = "riscv,cpu-intc"; > + #interrupt-cells = <1>; > + interrupt-controller; > + }; > + }; > + > + l2_cache0: cache-controller-0 { > + compatible = "cache"; > + cache-block-size = <64>; > + cache-level = <2>; > + cache-size = <4194304>; > + cache-sets = <4096>; > + cache-unified; > + }; > + > + l2_cache1: cache-controller-1 { > + compatible = "cache"; > + cache-block-size = <64>; > + cache-level = <2>; > + cache-size = <4194304>; > + cache-sets = <4096>; > + cache-unified; > + }; > + > + cpu-map { > + cluster0 { > + core0 { > + cpu = <&cpu_0>; > + }; > + core1 { > + cpu = <&cpu_1>; > + }; > + core2 { > + cpu = <&cpu_2>; > + }; > + core3 { > + cpu = <&cpu_3>; > + }; > + }; > + > + cluster1 { > + core0 { > + cpu = <&cpu_4>; > + }; > + core1 { > + cpu = <&cpu_5>; > + }; > + core2 { > + cpu = <&cpu_6>; > + }; > + core3 { > + cpu = <&cpu_7>; > + }; > + }; > + }; > + }; > + > + soc: soc { > + compatible = "simple-bus"; > + interrupt-parent = <&saplic>; > + #address-cells = <2>; > + #size-cells = <2>; > + dma-noncoherent; > + ranges; > + > + uart0: serial@d4017000 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017000 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <42 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart2: serial@d4017100 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017100 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <44 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart3: serial@d4017200 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017200 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <45 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart4: serial@d4017300 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017300 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <46 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart5: serial@d4017400 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017400 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <47 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart6: serial@d4017500 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017500 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <48 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart7: serial@d4017600 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017600 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <49 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart8: serial@d4017700 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017700 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <50 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart9: serial@d4017800 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd4017800 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <51 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + uart10: serial@d401f000 { > + compatible = "spacemit,k3-uart", "intel,xscale-uart"; > + reg = <0x0 0xd401f000 0x0 0x100>; > + reg-shift = <2>; > + reg-io-width = <4>; > + clock-frequency = <14700000>; > + interrupts = <281 IRQ_TYPE_LEVEL_HIGH>; > + status = "disabled"; > + }; > + > + simsic: interrupt-controller@e0400000 { > + compatible = "spacemit,k3-imsics","riscv,imsics"; > + reg = <0x0 0xe0400000 0x0 0x00200000>; > + interrupt-controller; > + #interrupt-cells = <0>; > + msi-controller; > + #msi-cells = <0>; > + interrupts-extended = <&cpu0_intc 9>, <&cpu1_intc 9>, > + <&cpu2_intc 9>, <&cpu3_intc 9>, > + <&cpu4_intc 9>, <&cpu5_intc 9>, > + <&cpu6_intc 9>, <&cpu7_intc 9>; > + riscv,num-ids = <511>; > + riscv,num-guest-ids = <511>; > + riscv,hart-index-bits = <4>; > + riscv,guest-index-bits = <6>; > + }; > + > + saplic: interrupt-controller@e0804000 { > + compatible = "spacemit,k3-aplic", "riscv,aplic"; > + reg = <0x0 0xe0804000 0x0 0x4000>; > + msi-parent = <&simsic>; > + #interrupt-cells = <2>; > + interrupt-controller; > + riscv,num-sources = <512>; > + }; > + > + clint: timer@e081c000 { > + compatible = "spacemit,k3-clint", "sifive,clint0"; > + reg = <0x0 0xe081c000 0x0 0x0004000>; > + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>, > + <&cpu1_intc 3>, <&cpu1_intc 7>, > + <&cpu2_intc 3>, <&cpu2_intc 7>, > + <&cpu3_intc 3>, <&cpu3_intc 7>, > + <&cpu4_intc 3>, <&cpu4_intc 7>, > + <&cpu5_intc 3>, <&cpu5_intc 7>, > + <&cpu6_intc 3>, <&cpu6_intc 7>, > + <&cpu7_intc 3>, <&cpu7_intc 7>; > + }; > + }; > +}; > _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv