From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E40D8D1AD51 for ; Wed, 16 Oct 2024 12:23:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:References:Cc:To:Subject: MIME-Version:Date:Message-ID:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=rHb8dsJBU3gf+urjDn/CxJimrTVfqy8lQwPcqwEWiAE=; b=Qi4NWo/w8Pa/zn T0/FQXGx58PNanwhLVaMDFJP4T/E0eELjoe2so9siwLsjHz9VeeE0HqEWzPS8dKraE+C8/EtBfCz8 SYuTuASfijgKegnN4b3jO5iZCm1aLiShJ9tEmtI0po8iWyF3x3wMYK8rGQzIZ+1wgHGDlZtnJyt9v JzlI9bgtXRWWVXrTp/XG/+nhA4WG0ymQ8+vLAaxfQl2/LJkG6D8p0fsKqMaH+JfSOLOphDibOED/W JWtmNuui+/+yy8mlR14NG4pKpP19akMFQH/6+jh9sVwKRyXuIOLIKaKrtRuVsSik3Sa0HKTSn0/JO YGGzSzk2XrLh67FLccYA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t133u-0000000BiUu-0CGz; Wed, 16 Oct 2024 12:23:34 +0000 Received: from mail-pl1-x642.google.com ([2607:f8b0:4864:20::642]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t133q-0000000BiU6-3Gwa for linux-riscv@lists.infradead.org; Wed, 16 Oct 2024 12:23:32 +0000 Received: by mail-pl1-x642.google.com with SMTP id d9443c01a7336-20c8c50fdd9so5861825ad.0 for ; Wed, 16 Oct 2024 05:23:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729081409; x=1729686209; darn=lists.infradead.org; h=content-transfer-encoding:in-reply-to:content-language:references :cc:to:subject:user-agent:mime-version:date:message-id:from:from:to :cc:subject:date:message-id:reply-to; bh=vBHY9FAs4NKP1GiY+95UW1AiDL4Xgv00XpHW2Wn26lc=; b=VusXwIGL9I5oq032bdu3BOFCObZrH6DixrgT3RwmIV2pM+rgv8seW5SSpdZOpxLvpb vMExaHt51gCYNvC8nIBlwM7ouwULwz+r0ciW8K1t/sbSgjrvV/h9RGAu+X6D+8lYx4pj UwAKGeG8ZMyU4yjzWuQMOfv23T/WpE0EO3/fbVxjLHBGZpxqng1naNRsx1ooJeLID+W9 h4sKJr+L1Y+J5z4sV4MQPeLQZVWMsjCo46i2uCMJyNnZoaKTdFfdsfMtAiSBOpkxSVzk nrJwRxaW0lqBZqf3fmBRK19kZkTgxI0rWStL9M6gTf0SY/5r2oEXrXTgpeE2Zn/GHdQJ kJig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729081409; x=1729686209; h=content-transfer-encoding:in-reply-to:content-language:references :cc:to:subject:user-agent:mime-version:date:message-id:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=vBHY9FAs4NKP1GiY+95UW1AiDL4Xgv00XpHW2Wn26lc=; b=Fr0haagJOW5YEa5kmqTcDtCm/t7KEZBfrSFmr1r/tL1rY0URvVbxxF3O15P7lTUKAe n/UhySQrxDWDDNqZ5pEdyhxzn6v+I+wMiqWtY6wXuLN3IaZMqShzl9BaUuia3KrAzSIo WhgoRhsQr0rDWlOwgUzkm+OE9rCXttGYQoNN/QbqSIyr4bEjzk4Bc8SEgDiDGigeMGmt tzSUfoOueOrZVXrDa7oSSn5AlVBhDpQ+aiwU5ICJs9kbOLer/10vE9ZROZGroJwfhn5g 3jfvxAJ5bkvkJplxDBVZbnVpBLQ2wqPLvG40T4Ri5kNCsBSz2sGdMo1QaFd6uUBhd8WN ewEQ== X-Forwarded-Encrypted: i=1; AJvYcCWOoZMBY8Jpe1Z67c3v+CDw8AvR8+CPfDkYZsGLQirU69hb8Ie6PkrkjbU/bZL59a5yBfF+9zbTXD29mw==@lists.infradead.org X-Gm-Message-State: AOJu0Yz+WjvRJut7AMZ5RqP9cxjwhVxeHa3yd2KCzQdpBzzIgwgG6V74 52r1uLKLIxzGirc7yhCECd6a/9gpn4EO1Xx9ImnJs9pk9jblsE80 X-Google-Smtp-Source: AGHT+IEsjKep+XuZi/4hkoXyjUhcayMiOzuTHUGs9KI3P6LwYZQDTOdYKVJeidhCZGkdLA/RHzGGuw== X-Received: by 2002:a17:902:da91:b0:20c:5ffe:3ef1 with SMTP id d9443c01a7336-20ca03a07damr279907725ad.17.1729081409337; Wed, 16 Oct 2024 05:23:29 -0700 (PDT) Received: from [127.0.0.1] ([103.156.242.194]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20d1805b005sm27444905ad.240.2024.10.16.05.23.24 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 16 Oct 2024 05:23:28 -0700 (PDT) From: Celeste Liu X-Google-Original-From: Celeste Liu Message-ID: <6b744fa3-5c1d-460d-bb09-5bc48379d598@gmail.com> Date: Wed, 16 Oct 2024 20:23:22 +0800 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [RFC] riscv/entry: issue about a0/orig_a0 register and ENOSYS To: Alexandre Ghiti , linux-riscv@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Oleg Nesterov , "Dmitry V. Levin" Cc: Andrea Bolognani , WANG Xuerui , Jiaxun Yang , Huacai Chen , Felix Yan , Ruizhe Pan , Shiqi Zhang , Guo Ren , Yao Zi , Yangyu Chen , Han Gao , linux-kernel@vger.kernel.org, rsworktech@outlook.com References: <59505464-c84a-403d-972f-d4b2055eeaac@gmail.com> <6b2ff48a-ab43-4866-af5a-b8b7d3c23582@ghiti.fr> Content-Language: en-GB-large In-Reply-To: <6b2ff48a-ab43-4866-af5a-b8b7d3c23582@ghiti.fr> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241016_052330_862982_2711875E X-CRM114-Status: GOOD ( 37.45 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org On 2024-10-16 20:00, Alexandre Ghiti wrote: > Hi Celeste, > > Thank you for looking into this and really sorry about the late response. > > On 17/09/2024 06:09, Celeste Liu wrote: >> Before PTRACE_GET_SYSCALL_INFO was implemented in v5.3, the only way to >> get syscall arguments was to get user_regs_struct via PTRACE_GETREGSET. >> On some architectures where a register is used as both the first >> argument and the return value and thus will be changed at some stage of >> the syscall process, something like orig_a0 is provided to save the >> original argument register value. But RISC-V doesn't export orig_a0 in >> user_regs_struct (This ABI was designed at e2c0cdfba7f6 ("RISC-V: >> User-facing API").) so userspace application like strace will get the >> right or wrong result depends on the operation order in do_trap_ecall_u() >> function. >> >> This requires we put the ENOSYS process after syscall_enter_from_user_mode() >> or syscall_handler()[1]. Unfortunately, the generic entry API >> syscall_enter_from_user_mode() requires we >> >> * process ENOSYS before syscall_enter_from_user_mode() > > > Where does this requirement come from? > > >> * or only set a0 to ENOSYS when the return value of >> syscall_enter_from_user_mode() != -1 >> >> Again, if we choose the latter way to avoid conflict with the first >> issue, we will meet the third problem: strace depends on that kernel >> will return ENOSYS when syscall nr is -1 to implement their syscall >> tampering feature[2]. > > > IIUC, seccomp and others in syscall_enter_from_user_mode() could return -1 and then we could not differentiate with the syscall number being -1. > > But could we imagine, to distinguish between an error and the syscall number being -1, checking again the syscall number after we call syscall_enter_from_user_mode()? If the syscall number is -1, then we set ENOSYS otherwise we don't do anything (a bit like what you did in 52449c17bdd1 ("riscv: entry: set a0 = -ENOSYS only when syscall != -1")). > > Let me know if I completely misunderstood here! Yeah. I found this a bit later after I post this RFC. I include it in a update reply, copy here as well: > But from another angle, syscall number is in a7 register, so we can call the > get_syscall_nr() after calling the syscall_enter_from_user_mode() to bypass the > information lost of the return value of the syscall_enter_from_user_mode(). But > in this way, the syscall number in the syscall_enter_from_user_mode() return > value is useless, and we can remove it directly. So if we get syscall number from a7 register again, the syscall number part of the return value of syscall_enter_from_user_mode() is useless completely. I think it's better to drop it so the later new architecture developer will not run into the same issue. (Actually, the syscall number returned by syscall_enter_from_user_mode() is also the result of get_syscall_nr() at the end of it.) But it will affect other architecture's code so I think there still need some discussions. Or if you think it's better to post a patch and then discuss in patch thread directly, I'm glad to do this. > > Thanks again for the thorough explanation, > > Alex > > >> >> Actually, we tried the both ways in 52449c17bdd1 ("riscv: entry: set >> a0 = -ENOSYS only when syscall != -1") and 61119394631f ("riscv: entry: >> always initialize regs->a0 to -ENOSYS") before. >> >> Naturally, there is a solution: >> >> 1. Just add orig_a0 in user_regs_struct and let strace use it as >> loongarch does. So only two problems, which can be resolved without >> conflict, are left here. >> >> The conflicts are the direct result of the limitation of generic entry >> API, so we have another two solutions: >> >> 2. Give up the generic entry API, and switch back to the >> architecture-specific standardalone implementation. >> 3. Redesign the generic entry API: the problem was caused by >> syscall_enter_from_user_mode() using the value -1 (which is unused >> normally) of syscall nr to inform syscall was reject by seccomp/bpf. >> >> In theory, the Solution 1 is best: >> >> * a0 was used for two purposes in ABI, so using two variables to store >> it is natural. >> * Userspace can implement features without depending on the internal >> behavior of the kernel. >> >> Unfortunately, it's difficult to implement based on the current code. >> The RISC-V defined struct pt_regs as below: >> >> struct pt_regs { >> unsigned long epc; >> ... >> unsigned long t6; >> /* Supervisor/Machine CSRs */ >> unsigned long status; >> unsigned long badaddr; >> unsigned long cause; >> /* a0 value before the syscall */ >> unsigned long orig_a0; >> }; >> >> And user_regs_struct needs to be a prefix of struct pt_regs, so if we >> want to include orig_a0 in user_regs_struct, we will need to include >> Supervisor/Machine CSRs as well. It's not a big problem. Since >> struct pt_regs is the internal ABI of the kernel, we can reorder it. >> Unfortunately, struct user_regs_struct is defined as below: >> >> struct user_regs_struct { >> unsigned long pc; >> ... >> unsigned long t6; >> }; >> >> It doesn't contain something like reserved[] as padding to leave the >> space to add more registers from struct pt_regs! >> The loongarch do the right thing as below: >> >> struct user_pt_regs { >> /* Main processor registers. */ >> unsigned long regs[32]; >> ... >> unsigned long reserved[10]; >> } __attribute__((aligned(8))); >> >> RISC-V can't include orig_a0 in user_regs_struct without breaking UABI. >> >> Need a discussion to decide to use which solution, or is there any >> other better solution? >> >> [1]: https://github.com/strace/strace/issues/315 >> [2]: https://lore.kernel.org/linux-riscv/20240627071422.GA2626@altlinux.org/ >> >> >> _______________________________________________ >> linux-riscv mailing list >> linux-riscv@lists.infradead.org >> http://lists.infradead.org/mailman/listinfo/linux-riscv _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv