messages from 2022-10-05 11:30:04 to 2022-10-10 20:17:47 UTC [more...]
[rft, PATCH v2 00/36] pinctrl: Clean up and add missed headers
2022-10-10 20:14 UTC (11+ messages)
` [PATCH v2 01/36] gpiolib: tegra186: Add missed header(s)
` [PATCH v2 02/36] gpiolib: cdev: "
` [PATCH v2 03/36] media: c8sectpfe: "
` [PATCH v2 04/36] pinctrl: actions: "
` [PATCH v2 05/36] pinctrl: aspeed: "
` [PATCH v2 06/36] pinctrl: at91: "
` [PATCH v2 07/36] pinctrl: axp209: "
` [PATCH v2 08/36] pinctrl: bcm: "
` [PATCH v2 10/36] pinctrl: imx: "
` [PATCH v2 13/36] pinctrl: lochnagar: "
[PATCH v2] riscv: fix styling in ucontext header
2022-10-10 19:55 UTC (3+ messages)
[PATCH] RISC-V: KVM: Fix compilation without RISCV_ISA_ZICBOM
2022-10-10 18:47 UTC (3+ messages)
[PATCH] RISC-V: Make port I/O string accessors actually work
2022-10-10 17:53 UTC (5+ messages)
[PATCH 0/8] riscv: improve boot time isa extensions handling
2022-10-08 13:59 UTC (29+ messages)
` [PATCH 1/8] riscv: move riscv_noncoherent_supported() out of ZICBOM probe
` [PATCH 2/8] riscv: cpufeature: detect RISCV_ALTERNATIVES_EARLY_BOOT earlier
` [PATCH 3/8] riscv: hwcap: make ISA extension ids can be used in asm
` [PATCH 4/8] riscv: cpufeature: extend riscv_cpufeature_patch_func to all ISA extensions
` [PATCH 5/8] riscv: introduce riscv_has_extension_[un]likely()
` [PATCH 6/8] riscv: fpu: switch has_fpu() to riscv_has_extension_likely()
` [PATCH 7/8] riscv: cpu_relax: switch "
` [PATCH 8/8] riscv: remove riscv_isa_ext_keys[] array and related usage
[PATCH v2] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb
2022-10-10 15:10 UTC (2+ messages)
[PATCH v5 0/2] riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
2022-10-10 13:14 UTC (6+ messages)
` [PATCH v5 1/2] RISC-V: Cache SBI vendor values
` [PATCH v5 2/2] drivers/perf: riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
[PATCH] riscv: enable software resend of irqs
2022-10-10 11:21 UTC (2+ messages)
[RFC PATCH 0/2] RZ/G2UL separate out SoC specific parts
2022-10-10 9:41 UTC (2+ messages)
[PATCH] RISC-V: KVM: fixup undefined reference to riscv_cbom_block_size
2022-10-10 7:05 UTC (3+ messages)
KASAN/pcpu_alloc related panics on v6.0
2022-10-10 6:49 UTC (7+ messages)
` [PATCH v1 1/1] riscv: mm: add missing memcpy in kasan_init
` [PATCH v1 1/1] Fixes: 8fbdccd2b173 ("riscv: mm: Support kasan for sv57")
[PATCH] clocksource/drivers/riscv: Events are stopped during CPU suspend
2022-10-09 23:45 UTC (2+ messages)
[GIT PULL] RISC-V Patches for the 6.1 Merge Window, Part 1
2022-10-09 21:17 UTC (2+ messages)
[PATCH v3] riscv: support update_mmu_tlb()
2022-10-09 13:45 UTC
[PATCH v2] riscv: fix styling in ucontext header
2022-10-09 13:13 UTC
[PATCH] Fixed styling in riscv ucontext header
2022-10-09 12:49 UTC (5+ messages)
[RFC PATCH 0/5] Generic IPI sending tracepoint
2022-10-08 19:40 UTC (10+ messages)
` [RFC PATCH 1/5] trace: Add trace_ipi_send_{cpu, cpumask}
` [RFC PATCH 2/5] sched, smp: Trace send_call_function_single_ipi()
` [RFC PATCH 3/5] smp: Add a multi-CPU variant to send_call_function_single_ipi()
` [RFC PATCH 4/5] irq_work: Trace calls to arch_irq_work_raise()
` [RFC PATCH 5/5] treewide: Rename and trace arch-definitions of smp_send_reschedule()
[PATCH v1 00/30] Basic StarFive JH7110 RISC-V SoC support
2022-10-08 18:54 UTC (30+ messages)
` [PATCH v1 01/30] dt-bindings: riscv: Add StarFive JH7110 bindings
` [PATCH v1 04/30] dt-bindings: sifive-l2-cache: Support StarFive JH71x0 SoCs
` [PATCH v1 05/30] soc: sifive: l2 cache: Convert to platform driver
` [PATCH v1 09/30] reset: starfive: jh7100: Move necessary properties to device tree
` [PATCH v1 15/30] clk: starfive: Use regmap APIs to operate registers
` [PATCH v1 23/30] pinctrl: starfive: Rename "pinctrl-starfive" to "pinctrl-starfive-jh7100"
` [PATCH v1 26/30] pinctrl: starfive: Add StarFive JH7110 driver
[PATCH v2] riscv: jump_label: mark arguments as const to satisfy asm constraints
2022-10-08 14:54 UTC
[PATCH v6 RESEND 0/2] use static key to optimize pgtable_l4_enabled
2022-10-08 14:28 UTC (4+ messages)
[PATCH] riscv: jump_label: mark arguments as const to satisfy asm constraints
2022-10-08 14:22 UTC (8+ messages)
[PATCH v2 0/2] riscv: Support HAVE_ARCH_HUGE_VMAP and HAVE_ARCH_HUGE_VMALLOC
2022-10-08 14:05 UTC (3+ messages)
` [PATCH v2 1/2] riscv: Enable HAVE_ARCH_HUGE_VMAP for 64BIT
` [PATCH v2 2/2] riscv: Enable HAVE_ARCH_HUGE_VMALLOC "
[PATCH V6 00/11] riscv: Add GENERIC_ENTRY support and related features
2022-10-08 3:44 UTC (12+ messages)
` [PATCH V6 04/11] compiler_types.h: Add __noinstr_section() for noinstr
` [PATCH V6 05/11] riscv: traps: Add noinstr to prevent instrumentation inserted
` [PATCH V6 09/11] riscv: Add support for STACKLEAK gcc plugin
[PATCH 0/2] riscv: Support HAVE_ARCH_HUGE_VMAP and HAVE_ARCH_HUGE_VMALLOC
2022-10-08 2:18 UTC (3+ messages)
` [PATCH 2/2] riscv: Enable HAVE_ARCH_HUGE_VMALLOC for 64BIT
[PATCH -next 0/2] riscv: ptrace: implement PTRACE_{PEEK,POKE}USR
2022-10-08 1:24 UTC (3+ messages)
[PATCH] RISC-V: Add STACKLEAK erasing the kernel stack at the end of syscalls
2022-10-08 0:00 UTC (4+ messages)
[PATCH] riscv: dts: microchip: fix fabric i2c reg size
2022-10-07 13:37 UTC (2+ messages)
[PATCH v11 0/4] Microchip soft ip corePWM driver
2022-10-07 11:35 UTC (5+ messages)
` [PATCH v11 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells
` [PATCH v11 2/4] riscv: dts: fix the icicle's #pwm-cells
` [PATCH v11 3/4] pwm: add microchip soft ip corePWM driver
` [PATCH v11 4/4] MAINTAINERS: add pwm to PolarFire SoC entry
[PATCH] riscv: fix multi-letter extension compare
2022-10-07 6:08 UTC (3+ messages)
[PATCH v2 1/4] RISC-V: Fix ioremap_cache() and ioremap_wc() for systems with Svpbmt
2022-10-07 5:34 UTC (3+ messages)
[PATCH 1/3] dt-bindings: sifive-ccache: rename SiFive L2 cache to composible cache
2022-10-07 3:51 UTC (3+ messages)
[PATCH] riscv: enable THP_SWAP for RV64
2022-10-07 3:05 UTC (4+ messages)
[PATCH 3/3] EDAC/sifive: use sifive_ccache instead of sifive_l2
2022-10-07 2:58 UTC (2+ messages)
[PATCH] drivers/perf: riscv_pmu_sbi: add perf_user_access sysctl
2022-10-07 2:26 UTC (2+ messages)
[PATCH] riscv: mmap with PROT_WRITE but no PROT_READ is invalid
2022-10-06 20:03 UTC (7+ messages)
[PATCH v6 0/4] riscv, mm: detect svnapot cpu support at runtime
2022-10-06 19:47 UTC (8+ messages)
` [PATCH v6 1/4] riscv: mm: modify pte format for Svnapot
` [PATCH v6 3/4] riscv: mm: support Svnapot in hugetlb page
[PATCH v4 0/2] riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
2022-10-06 19:20 UTC (7+ messages)
` [PATCH 1/2] RISC-V: Cache SBI vendor values
` [PATCH 2/2] drivers/perf: riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
[PATCH 0/2] (attempt to) Fix RISC-V toolchain extension support detection
2022-10-06 18:07 UTC (5+ messages)
` [PATCH 1/2] riscv: fix detection of toolchain Zicbom support
` [PATCH 2/2] riscv: fix detection of toolchain Zihintpause support
[RFC PATCH v2 0/2] AX45MP: Add support to non-coherent DMA
2022-10-06 15:36 UTC (8+ messages)
` [RFC PATCH v2 2/2] soc: renesas: Add L2 cache management for RZ/Five SoC
[PATCH v1 1/1] riscv: mm: call best_map_size many times during linear-mapping
2022-10-06 12:28 UTC (2+ messages)
[PATCH] riscv: Fix build with CONFIG_CC_OPTIMIZE_FOR_SIZE=y
2022-10-06 6:48 UTC (17+ messages)
[PATCH] RISC-V: Print SSTC in canonical order
2022-10-06 2:35 UTC (2+ messages)
[PATCH] riscv: compat: s/failed/unsupported if compat mode isn't supported
2022-10-06 2:35 UTC (2+ messages)
[PATCH v6 0/7] KVM: selftests: Implement ucall "pool" (for SEV)
2022-10-06 0:34 UTC (8+ messages)
` [PATCH v6 1/7] KVM: selftests: Consolidate common code for populating ucall struct
` [PATCH v6 2/7] KVM: selftests: Consolidate boilerplate code in get_ucall()
` [PATCH v6 3/7] KVM: selftests: Automatically do init_ucall() for non-barebones VMs
` [PATCH v6 4/7] tools: Add atomic_test_and_set_bit()
` [PATCH v6 5/7] KVM: selftests: Make arm64's MMIO ucall multi-VM friendly
` [PATCH v6 6/7] KVM: selftest: Drop now-unnecessary ucall_uninit()
` [PATCH v6 7/7] KVM: selftests: Add ucall pool based implementation
[PATCH 0/6] RISC-V: stop selecting device drivers in Kconfig.socs
2022-10-05 17:13 UTC (7+ messages)
` [PATCH 1/6] clk: sifive: select by default if SOC_SIFIVE
` [PATCH 2/6] serial: "
` [PATCH 3/6] serial: sifive: select by default if SOC_CANAAN
` [PATCH 4/6] riscv: stop selecting the PolarFire SoC clock driver
` [PATCH 5/6] riscv: stop selecting SiFive clock and serial drivers directly
` [PATCH 6/6] riscv: stop directly selecting drivers for SOC_CANAAN
Regarding the changes on /proc/cpuinfo for ISA strings
2022-10-05 16:48 UTC (2+ messages)
[PATCH v5 0/4] riscv, mm: detect svnapot cpu support at runtime
2022-10-05 14:54 UTC (15+ messages)
` [PATCH v5 1/4] mm: modify pte format for Svnapot
` [PATCH v5 2/4] mm: support Svnapot in physical page linear-mapping
` [PATCH v5 3/4] mm: support Svnapot in hugetlb page
[PATCH v1] riscv: bring up batched unmap tlb flush
2022-10-05 14:43 UTC
[PATCH] riscv/vdso: fix missing vdso_data declaration
2022-10-05 14:13 UTC (4+ messages)
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).