[PATCH 0/2] riscv: tlb: avoid tlb flushing on exit & execve

Jisheng Zhang
2023-12-28T08:59:40Z

The mmu_gather code sets fullmm=1 when tearing down the entire address
space for an mm_struct on exit or execve. So if the underlying platform
supports ASID, the tlb flushing can be avoided because the ASID
allocator will never re-allocate a dirty ASID.

But currently, the tlb_finish_mmu() sets fullmm, when in fact it wants
to say that the TLB should be fully flushed.

So patch1 takes one of Nadav's patch from [1] to fix fullmm semantics.
Compared with original patch from[1], the differences are:
a. fixes the fullmm semantics in arm64 too
b. bring back the fullmm optimization back on arm64.

patch2 does the optimization on riscv.

Use the performance of Process creation in unixbench on T-HEAD TH1520
platform is improved by about 4%.

Link: https://lore.kernel.org/linux-mm/20210131001132.3368247-2-namit@vmware.com/ [1]

Jisheng Zhang (1):
riscv: tlb: avoid tlb flushing if fullmm == 1

Nadav Amit (1):
mm/tlb: fix fullmm semantics

arch/arm64/include/asm/tlb.h | 5 ++++-
arch/riscv/include/asm/tlb.h | 9 +++++++++
include/asm-generic/tlb.h | 2 +-
mm/mmu_gather.c | 2 +-
4 files changed, 15 insertions(+), 3 deletions(-)

--
2.40.0