From: Paul Walmsley <pjw@kernel.org>
To: Andy Chiu <tchiu@tenstorrent.com>
Cc: Paul Walmsley <pjw@kernel.org>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Alexandre Ghiti <alex@ghiti.fr>,
linux-riscv@lists.infradead.org, andybnac@gmail.com,
dfustini@oss.tenstorrent.com, greentime.hu@sifive.com,
daichengrong <daichengrong@iscas.ac.cn>,
Yong-Xuan Wang <yongxuan.wang@sifive.com>
Subject: Re: [PATCH v6 1/8] riscv: do not read csr in vector context switch
Date: Tue, 6 Oct 2026 04:01:51 -0600 (MDT) [thread overview]
Message-ID: <af9c0f66-d742-0b02-91db-8e542fb3a468@kernel.org> (raw)
In-Reply-To: <20260918215154.2481482-2-tchiu@tenstorrent.com>
On Fri, 18 Sep 2026, Andy Chiu wrote:
> CSR operation can be costly as it may introduces serialization. Instead
> of reading from sstatus.vs to the detect voluntary context switch in
> kernel-mode vector, we can read the context depth from riscv_v_flags, as
> it is always non-zero on a trap-introduced context switch.
>
> Signed-off-by: Andy Chiu <tchiu@tenstorrent.com>
Thanks, queued for v7.4.
- Paul
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2026-10-06 10:02 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-18 21:51 [PATCH v6 0/8] riscv: optimize mode switch latency for Vector Andy Chiu
2026-09-18 21:51 ` [PATCH v6 1/8] riscv: do not read csr in vector context switch Andy Chiu
2026-10-06 10:01 ` Paul Walmsley [this message]
2026-09-18 21:51 ` [PATCH v6 2/8] riscv: vector: refactor context switch for kernel-mode vector Andy Chiu
2026-10-06 10:02 ` Paul Walmsley
2026-09-18 21:51 ` [PATCH v6 3/8] selftest: riscv: test vectorized user copy Andy Chiu
2026-10-06 10:02 ` Paul Walmsley
2026-09-18 21:51 ` [PATCH v6 4/8] riscv: vector: refactor vector context operations Andy Chiu
2026-09-18 21:51 ` [PATCH v6 5/8] riscv: clarify vector state semantics on syscall and context switch Andy Chiu
2026-09-18 21:51 ` [PATCH v6 6/8] riscv: vector: adjust ptrace and signal behavior for INITIAL state Andy Chiu
2026-09-18 21:51 ` [PATCH v6 7/8] selftests: riscv: Extend vector tests for sigreturn and ptrace Andy Chiu
2026-09-18 21:51 ` [PATCH v6 8/8] riscv: vector: optimize vstate operations Andy Chiu
2026-10-06 9:40 ` [PATCH v6 0/8] riscv: optimize mode switch latency for Vector patchwork-bot+linux-riscv
2026-10-07 14:20 ` Paul Walmsley
2026-10-06 10:01 ` Paul Walmsley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=af9c0f66-d742-0b02-91db-8e542fb3a468@kernel.org \
--to=pjw@kernel.org \
--cc=alex@ghiti.fr \
--cc=andybnac@gmail.com \
--cc=aou@eecs.berkeley.edu \
--cc=daichengrong@iscas.ac.cn \
--cc=dfustini@oss.tenstorrent.com \
--cc=greentime.hu@sifive.com \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=tchiu@tenstorrent.com \
--cc=yongxuan.wang@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox