From: Zain Wang <wzz@rock-chips.com>
To: Sean Paul <seanpaul@chromium.org>,
Daniel Vetter <daniel.vetter@ffwll.ch>,
Inki Dae <inki.dae@samsung.com>, David Airlie <airlied@linux.ie>
Cc: "Tomeu Vizoso" <tomeu.vizoso@collabora.com>,
"Mika Kahola" <mika.kahola@intel.com>,
"Stéphane Marchesin" <marcheu@chromium.org>,
"Tomasz Figa" <tfiga@chromium.org>,
dianders@chromium.org, "Thierry Reding" <treding@nvidia.com>,
"Krzysztof Kozlowski" <k.kozlowski@samsung.com>,
"Heiko Stuebner" <heiko@sntech.de>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Javier Martinez Canillas" <javier@osg.samsung.com>,
linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
linux-samsung-soc@vger.kernel.org,
linux-rockchip@lists.infradead.org,
"Zain Wang" <wzz@rock-chips.com>
Subject: [PATCH v3 0/6] Misc changes to Rockchip PSR drivers
Date: Tue, 18 Oct 2016 14:14:37 +0800 [thread overview]
Message-ID: <1476771283-11398-1-git-send-email-wzz@rock-chips.com> (raw)
This serise of patches works for saving power on eDP PHY and VOP during PSR.
BR,
- Zain
Changes in v3:
- add new patch to support fast link training.
- add new patch to make VOP standby when entry PSR.
- Misc changes.
Changes in v2:
- add spin_lock to protect dpms_mode
- misc changes.
Yakir Yang (1):
drm/bridge: analogix_dp: detect Sink PSR state after configuring the
PSR
zain wang (5):
drm/bridge: analogix_dp: set psr activate/deactivate when
enable/disable bridge
drm/bridge: remove dp init from analogix_dp_bind
drm: bridge/analogix: switch Main-link and eDP PHY when enable/disable
psr
drm: bridge/analogix: add fast link train for eDP
drm: bridge/analogix: enable vop standby when entry PSR
drivers/gpu/drm/bridge/analogix/analogix_dp_core.c | 218 +++++++++++++++------
drivers/gpu/drm/bridge/analogix/analogix_dp_core.h | 7 +-
drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c | 25 ++-
drivers/gpu/drm/rockchip/analogix_dp-rockchip.c | 33 +++-
drivers/gpu/drm/rockchip/rockchip_drm_drv.h | 1 +
drivers/gpu/drm/rockchip/rockchip_drm_psr.c | 30 ++-
drivers/gpu/drm/rockchip/rockchip_drm_psr.h | 4 +-
drivers/gpu/drm/rockchip/rockchip_drm_vop.c | 23 ++-
8 files changed, 259 insertions(+), 82 deletions(-)
--
1.9.1
next reply other threads:[~2016-10-18 6:14 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-18 6:14 Zain Wang [this message]
2016-10-18 6:14 ` [PATCH v3 1/6] drm/bridge: analogix_dp: set psr activate/deactivate when enable/disable bridge Zain Wang
2016-10-18 15:52 ` Sean Paul
2016-10-18 6:14 ` [PATCH v3 2/6] drm/bridge: remove dp init from analogix_dp_bind Zain Wang
2016-10-18 15:52 ` Sean Paul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1476771283-11398-1-git-send-email-wzz@rock-chips.com \
--to=wzz@rock-chips.com \
--cc=airlied@linux.ie \
--cc=daniel.vetter@ffwll.ch \
--cc=dianders@chromium.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=heiko@sntech.de \
--cc=inki.dae@samsung.com \
--cc=javier@osg.samsung.com \
--cc=jingoohan1@gmail.com \
--cc=k.kozlowski@samsung.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=marcheu@chromium.org \
--cc=mika.kahola@intel.com \
--cc=seanpaul@chromium.org \
--cc=tfiga@chromium.org \
--cc=tomeu.vizoso@collabora.com \
--cc=treding@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox