From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 29659C55172 for ; Sat, 1 Aug 2026 14:23:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=VwTD6T38WhGjxaeHbVC2gBhwjfl3vkFPXTvUtBIRPC0=; b=CAQTr8Vpo4pEAq zvp9Iu0NGrJggU72GmTIJNBJyBylzdAPMjaf+YaxhNilWwHiKSJUYBjskm+LsL5r3b7Df+qWkPODW baKloYKSmwALmU/UidljcQkbGbR+Z2fz1ad5FBkPDp5oTpDO/ycXXWWgT2SWJyS9Ki8N3r9Ull9K5 kgXtoyQzMamqTc/MkIdqJYsGXcnWEZuzaRxtmkSo5M0tdLPQs56AsBgBN+EL9duKO/TzJhItmHVHF K/YbnFpMOexJSFtu6ZkyUmcvwS47GBfgqIrOfYIxpFhKjqupgrfTqJRoF1relFBybA7IqX0acB87e 2vSVnQJz4JYAFOUa24sA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqAcw-0000000EijN-48fH; Sat, 01 Aug 2026 14:23:50 +0000 Received: from mail-pj2-x04.google.com ([2607:f8b0:4864:39::4]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqAct-0000000EifB-3fYm for linux-rockchip@lists.infradead.org; Sat, 01 Aug 2026 14:23:49 +0000 Received: by mail-pj2-x04.google.com with SMTP id d9443c01a7336-2cabfb70501so5896115ad.1 for ; Sat, 01 Aug 2026 07:23:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785594227; x=1786199027; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=7/ufsj+YTp5B4a6XdY0sQWUkJ+NQSUpM6CSLQJOVS40=; b=cILHdB7t3gGnaxxUPK0u8OR1uMDTPWrxXOqJGoKaMi+C205btIlmzAs/C1xQIZs/PA vDYaQhqc+w1ymM/oH0A1n4hh78Ar2TvvWolDgYaggF80LKgXplKSR16jfGq6m507xYs4 pOjHInkkibXPaxDKPgqKZvrngyIZzTl28dhaWwpMj0zpQoG5h8OD247IDfI3evAuL3Jp lidQGqRsISBwwvMPOMdN/5+KvKQh89y4wsWYONx4QymEpOEl7sFB3j97bAf35e2qfrLZ eNEnEgniFgPy9qrYYsloF6IUc2XfCU063xdSK2Z/MkpcKaZnPHb4KQuB3ji2OgIt7gFB jC9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785594227; x=1786199027; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=7/ufsj+YTp5B4a6XdY0sQWUkJ+NQSUpM6CSLQJOVS40=; b=IeZQVgXrCQ9mqfQ21+BAwekAdGSOpRyGMy7CWBFH/R6WCFaDNC1aqorMqMtMQwnlvN WAFEj884BZEMJkqNLp0i5r3ifj9dCwiAX1lur+fYqyM+RsbickWafG183ELtMDQxxKYm XyXwOUhCabqe5EZ4Z6qq6y3TeKrCr3DgMya/LBjqNTAaSEQriGStjDZPEmYcGng7fisN xDD57ilB58kBsNcugXJsYrufXhQ/9T/BNkdSYWZroZYyaIbuoEfDoE/ec54gQFysWWFm V5mEBd++8Fp9/69KogTT0TGGhxgAYE57hxfxPSkUhnjHQR+9JFRPU3MZy8ZCHLeogu/Q oCtA== X-Forwarded-Encrypted: i=1; AHgh+RoaulES28kMfeCJctIPU2nZbwsGS3djEdfbk/2tRqxeOmX/xltrL59IQbzkUzPtks4eq6BDdFAk7DR8vEmSTw==@lists.infradead.org X-Gm-Message-State: AOJu0YzvAZ/lL6N7rfBh/UcwLhlYKqmH5rHy6kJ+tuPSPJiWYwZkolFb DraAQMNXplJi0rUQ3dFLvQJ85PR3R9frsVZOJ24MJUATFvTmNH7/ZDy3 X-Gm-Gg: AR+sD10Xts3+2juF3Q5TMpTjKxv3WFQmmF3+A9yrrEE3GczsTUoFvOOGBCApJJeY9j4 LPfa5N1/nSIGQF+epuvk3UToVY0GvOm0q3T2Xuc4UC+iaiZUEkX1xvcInyTuR/qO22RyM4XKgyf lDuDMmW0eKCkUzk/QU3rdpMZHUWmjCNSis8ZkH8l+XKmHikCquvdzQ6TQ/Xg6XOjrY54OfhgTYq +c+WUSOb4Qx0+ElwLAn8lsV1UK46zt6EkFLWxR7aEXfAi0HpYOW9UvN39SaMyb5D0MpLTUfWzyU fgnK6JApiXnjLbITTJNoonjM1d7W+3VJ2R7GNSnvXD+pNIo6QUU7PZbUD6C+XbjBcfAQMo+A8J3 6C7UfFDCXfivXR9d4q9jwShQXdtfAHitPhhMD/kaIjBuJJDGYLOgTSALh3gvUTlO/eXBFMVrdC8 4kJOeaU7uvfVwqjiDtP7sUEhlMxLwdTTlTDJU3NKus3TCfzjM1/48FNmo= X-Received: by 2002:a17:903:1a30:b0:2cc:670d:9b2f with SMTP id d9443c01a7336-2d052412606mr37512065ad.33.1785594227258; Sat, 01 Aug 2026 07:23:47 -0700 (PDT) Received: from server.lan ([103.213.4.16]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2d04ae5ac3dsm18043845ad.23.2026.08.01.07.23.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 01 Aug 2026 07:23:46 -0700 (PDT) From: Coia Prant To: Andrew Lunn , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Vinod Koul , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue , Lad Prabhakar , Romain Gantois , Heiner Kallweit , Coia Prant Cc: Neil Armstrong , Russell King , Shawn Lin , David Heidelberg , netdev@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com, linux-renesas-soc@vger.kernel.org Subject: [PATCH v2 05/10] arm64: dts: rockchip: rk3568: add XPCS and fixed-clock nodes Date: Sat, 1 Aug 2026 22:22:29 +0800 Message-ID: <20260801142244.679437-7-coiaprant@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260801142244.679437-2-coiaprant@gmail.com> References: <20260801142244.679437-2-coiaprant@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260801_072348_138396_33ED2765 X-CRM114-Status: GOOD ( 12.27 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org The RK3568 SoC integrates a Synopsys DesignWare XPCS that provides the Physical Coding Sublayer for 1000BASE-X, SGMII, and QSGMII interfaces via its four MII ports. Add the XPCS device node and its pcs-mii sub-nodes to the SoC device tree. The XPCS device is accessed via the APB3 bus at 0xfda00000 and requires the CSR clock (PCLK_XPCS) for register access and the EEE clock (CLK_XPCS_EEE) for Energy Efficient Ethernet operation. The PD_PIPE power domain must be enabled before any register access. Also add two fixed-clock nodes (xpcs_gmac0_clk and xpcs_gmac1_clk) providing the 125 MHz reference clock for the GMACs when operating with XPCS. These clocks are used as the assigned-clock-parents for the respective GMAC nodes in board-level device trees. The XPCS node and its pcs-mii sub-nodes are disabled by default and must be enabled at the board level when 1000BASE-X/SGMII/QSGMII is in use. The fixed-clock nodes are always present and do not have a status property, as they are static clock sources. The XPCS node also requires a reference to the appropriate Naneng Combo PHY via the phys property at the board level. Signed-off-by: Coia Prant --- arch/arm64/boot/dts/rockchip/rk3568.dtsi | 45 ++++++++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi index 3bc653f027f1f..989e164c0eb39 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi @@ -110,6 +110,51 @@ sata0: sata@fc000000 { status = "disabled"; }; + xpcs: pcs@fda00000 { + compatible = "rockchip,rk3568-xpcs"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0xfda00000 0x0 0x200000>; + clocks = <&cru PCLK_XPCS>, <&cru CLK_XPCS_EEE>; + clock-names = "csr", "eee"; + power-domains = <&power RK3568_PD_PIPE>; + status = "disabled"; + + xpcs_mii0: pcs-mii@0 { + reg = <0>; + status = "disabled"; + }; + + xpcs_mii1: pcs-mii@1 { + reg = <1>; + status = "disabled"; + }; + + xpcs_mii2: pcs-mii@2 { + reg = <2>; + status = "disabled"; + }; + + xpcs_mii3: pcs-mii@3 { + reg = <3>; + status = "disabled"; + }; + }; + + xpcs_gmac0_clk: xpcs-gmac0-clock { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "clk_gmac0_xpcs_mii"; + #clock-cells = <0>; + }; + + xpcs_gmac1_clk: xpcs-gmac1-clock { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "clk_gmac1_xpcs_mii"; + #clock-cells = <0>; + }; + pipe_phy_grf0: syscon@fdc70000 { compatible = "rockchip,rk3568-pipe-phy-grf", "syscon"; reg = <0x0 0xfdc70000 0x0 0x1000>; -- 2.47.3 _______________________________________________ Linux-rockchip mailing list Linux-rockchip@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-rockchip