From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 76016C00144 for ; Mon, 1 Aug 2022 14:31:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231790AbiHAObX (ORCPT ); Mon, 1 Aug 2022 10:31:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45724 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231316AbiHAObV (ORCPT ); Mon, 1 Aug 2022 10:31:21 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5F2771C938 for ; Mon, 1 Aug 2022 07:31:20 -0700 (PDT) X-UUID: 5faaaaeca31a4053982f1f24dbbc6d2f-20220801 X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.8,REQID:1256df11-9aa0-4e46-9e95-db875e47c306,OB:0,LO B:0,IP:0,URL:5,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,RULE:Release_Ham,ACTI ON:release,TS:5 X-CID-META: VersionHash:0f94e32,CLOUDID:4e4fead0-841b-4e95-ad42-8f86e18f54fc,C OID:IGNORED,Recheck:0,SF:nil,TC:nil,Content:0,EDM:-3,IP:nil,URL:1,File:nil ,QS:nil,BEC:nil,COL:0 X-UUID: 5faaaaeca31a4053982f1f24dbbc6d2f-20220801 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 891216047; Mon, 01 Aug 2022 22:31:15 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.186) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Mon, 1 Aug 2022 22:31:14 +0800 Received: from [172.21.84.99] (172.21.84.99) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Mon, 1 Aug 2022 22:31:14 +0800 Subject: Re: [PATCH v1 1/2] ufs: core: interduce a choice of wb toggle in clock scaling To: Bean Huo , , , , , , CC: , , , , , , , , , References: <20220728071637.22364-1-peter.wang@mediatek.com> <20220728071637.22364-2-peter.wang@mediatek.com> From: Peter Wang Message-ID: Date: Mon, 1 Aug 2022 22:31:13 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 7bit Content-Language: en-US Precedence: bulk List-ID: X-Mailing-List: linux-scsi@vger.kernel.org On 7/29/22 5:41 AM, Bean Huo wrote: > On Thu, 2022-07-28 at 15:16 +0800, peter.wang@mediatek.com wrote: >> From: Peter Wang >> >> Vendor may wan't disable/enable write booster while clock scaling. >> Introduce a flag UFSHCD_CAP_WB_WITH_CLK_SCALING to decouple WB and >> clock scaling. >> >> UFSHCD_CAP_WB_WITH_CLK_SCALING only valid when UFSHCD_CAP_CLK_SCALING >> is set. Just like UFSHCD_CAP_HIBERN8_WITH_CLK_GATING is valid only >> when >> UFSHCD_CAP_CLK_GATING set. >> > Hi Peter, > > probably "interduce" is a typo in your subject? > > Kind regards, > Bean Hi Bean, Yes, it typo. Thanks. Peter