From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ot1-f41.google.com (mail-ot1-f41.google.com [209.85.210.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E3943CF210 for ; Mon, 6 Jul 2026 19:58:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783367937; cv=none; b=Mzu5CK3KZrBAM0ihcLV8YPtZURc/h+n9SaKkTMES3TM1WTABwUKwGfNpnTggM8BHsn7lmWYZIIU6nqO0HMK2YW2b7tn2LpqPLD2X4vpvW3XqGtAGQLN8JkeR3Df2EBk6tiKw6m5p82cdJ3ZO1Gd4GwKt0jLyz2iGJy75Aq/sZLI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783367937; c=relaxed/simple; bh=VQRJctfRoIx43q7B8zg+JoEZ2DSkfCYQEsjoCD9AsiI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=LcOB5DsKxEW1YzQw/+AOvRT8BQlCjwrplnEOWfrLg959Xjb748gLh9VtQ2Go1icm/EzHLR8Avmfso681ztMn6SZSl8U2uWhP7Q+4ag8rM3vzMVkV01bHRr1LJgvqgYcISxx9d+VG8VTaIMmgH9v35vfoKOsB9QiWw25sEVAw1Js= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=fLI7VdWx; arc=none smtp.client-ip=209.85.210.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="fLI7VdWx" Received: by mail-ot1-f41.google.com with SMTP id 46e09a7af769-7eb5bdb50fcso1663666a34.1 for ; Mon, 06 Jul 2026 12:58:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1783367933; x=1783972733; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=YlT3WnM+OJST3BZ/4dqDMJmxXkYErU65jgqgDcmWdqE=; b=fLI7VdWxmVioG1DzkOAcOiSBU5UPE0uYjVuDNI3h9Q9XAdYjV09FY0Iwe9T5gmFDOM rpg9MLdvMrkObb7Vbz1Ph/oSP63fNu3kFrFB51YrFEdCeP90+k8O1p4wUqeD0x6fb5z6 oNlg583yDuJQNLkRlK6n6XJwqfqnTngCk7CBg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783367933; x=1783972733; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=YlT3WnM+OJST3BZ/4dqDMJmxXkYErU65jgqgDcmWdqE=; b=B/z/+1MjmeN3pMK5jYocjzl7IfCbiU9HCF64LdoAX7wgTKZ6KI4X8CwqnMrYddiydg fqhoTtRWKg1Z+p1S9fWEvf1VZJ1XMzab/+2vEPis0QZG86okxFGkmk33EaS96LSp6FXb fpxQuaQAPG693uC/OMfekmTGlik6xIUQVrodi3thYI7wOAmQlg3qZV20DmmfarSGGpUF bgbJTMyXQImsmxuzxpgbv0BwAQCn0evJtV1s7JFaJRbjEw+h55KoXD2Ca7z92JjMFk0I 5oM2CWPyALrXmTa+boJglX4TwlajAfKrP9Yek/p5L1LbWZFN0Bk3a9voOHY0ns4c/Q/t fY2g== X-Forwarded-Encrypted: i=1; AFNElJ/OONDOzFAOSFoiHvjYS/68bmqRQpgVMylI+xdY3WhTB3oVEbQGwUnUxtqvWei47/F11crWICvzSWD0hO4=@vger.kernel.org X-Gm-Message-State: AOJu0YxKNWwdMS98azXJamSLyb/f2ShTGUGCbaV3owIdyV5ojwe3sVf0 DaSZkPtL8qulxuYk7IxtXUq4GNhWqWEsDPAmdlvgFniB/Ubs8mEeYIa3wmcsY7fLcA== X-Gm-Gg: AfdE7cmAne/8crIMf+qMNVmCBjduszUcAQulWm5P7lekfQ/TITVYR0bTAiRDDHQM9MK Ocq0JaJUC8ALqfcf0Q6tBI947OZffr0AAAYMhjlCdOSFwjFKnJJWtBXuM2ip5wb4WyBmVRDrSMn itsUFM3/BjOFw4JUtawVuE5xAoI8adgaTLa4ps7PcyJzEVl9+ckeU3ZpM2lSMwg5xWyBrH+qbQ7 5/RoF4dA+mFokxVV4OCUb8BbWhY7o7l865UFrrHNbmm4exSVac6xMAdQK2jnWQtd67qP90taXUM oWgNochfHgLBs0vWLj7o1U7rI2yLcXWYCk9CFjhYmvj2ZUvr2fjOxCK14bC7dWtn57WKwQo8SUl HYXPTwrdiUkywSzqEs8zYq2sqhPv04N8+7CFwZ+69gSzchsSgHi7IbQJnF7+545Z9f3p87k/rwJ 2clOssGs4= X-Received: by 2002:a05:6830:4882:b0:7e9:3765:79c2 with SMTP id 46e09a7af769-7ebb22251dfmr1322732a34.12.1783367933546; Mon, 06 Jul 2026 12:58:53 -0700 (PDT) Received: from chromium.org ([174.51.25.52]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7eb542d017csm12161834a34.8.2026.07.06.12.58.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Jul 2026 12:58:52 -0700 (PDT) From: Simon Glass To: Heiko Stuebner Cc: linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, Simon Glass , Albert Aribaud , Andy Shevchenko , Bartosz Golaszewski , Brian Masney , Chukun Pan , Conor Dooley , David Lechner , FUKAUMI Naoki , Greg Kroah-Hartman , Guenter Roeck , Jamie Iles , Jeffy Chen , Jiri Slaby , Jonas Karlman , Jonathan Cameron , Krzysztof Kozlowski , Linus Walleij , Michael Opdenacker , Michael Riesch , Michael Turquette , =?UTF-8?q?Nuno=20S=C3=A1?= , Rob Herring , Stephen Boyd , Ulf Hansson , Wim Van Sebroeck , Yao Zi , huang lin , linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-serial@vger.kernel.org, linux-watchdog@vger.kernel.org Subject: [PATCH 00/12] Add support for the Rockchip RV1106 and RV1103 Date: Mon, 6 Jul 2026 13:57:56 -0600 Message-ID: <20260706195818.3906949-1-sjg@chromium.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-serial@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds initial support for the Rockchip RV1106, a Cortex-A7 SoC aimed at IP cameras, and its RV1103 package variant, together with the Luckfox Pico Mini B, a small and widely available RV1103 board. The series follows the structure of the recently merged RV1103B support. The clock driver is ported from the vendor kernel and is the work of Elaine Zhang; the pinctrl data also comes from the vendor kernel. The clock binding header keeps the vendor clock IDs. As with the RV1103B, no resets are exposed yet and the CPU pvtpll is initialised but not calibrated. The devicetrees cover the devices needed for a basic system: UARTs, SD/eMMC, the SPI flash controller, SARADC, watchdog, GPIO and pinctrl. The series is tested on the Luckfox Pico Mini B: the kernel boots to the rootfs wait with a working console on UART2, timers, pinctrl and GPIO, and an SD card running at high speed. It builds with W=1 without warnings and dt_binding_check and dtbs_check are clean. Simon Glass (12): dt-bindings: clock: rockchip: Add RV1106 CRU support clk: rockchip: Add clock controller for the RV1106 dt-bindings: pinctrl: rockchip: Add RV1106 compatible pinctrl: rockchip: Add RV1106 pinctrl support dt-bindings: soc: rockchip: grf: Add RV1106 compatibles dt-bindings: serial: snps-dw-apb-uart: Add RV1106 compatible dt-bindings: mmc: rockchip-dw-mshc: Add RV1106 compatible dt-bindings: watchdog: snps,dw-wdt: Add RV1106 compatible dt-bindings: iio: adc: rockchip-saradc: Add RV1106 compatible ARM: dts: rockchip: Add support for RV1106 and RV1103 dt-bindings: arm: rockchip: Add Luckfox Pico Mini B ARM: dts: rockchip: Add Luckfox Pico Mini B .../devicetree/bindings/arm/rockchip.yaml | 5 + .../bindings/clock/rockchip,rv1106-cru.yaml | 59 + .../bindings/iio/adc/rockchip-saradc.yaml | 3 + .../bindings/mmc/rockchip-dw-mshc.yaml | 1 + .../bindings/pinctrl/rockchip,pinctrl.yaml | 1 + .../bindings/serial/snps-dw-apb-uart.yaml | 1 + .../devicetree/bindings/soc/rockchip/grf.yaml | 30 + .../bindings/watchdog/snps,dw-wdt.yaml | 1 + arch/arm/boot/dts/rockchip/Makefile | 1 + .../rockchip/rv1103-luckfox-pico-mini-b.dts | 93 ++ arch/arm/boot/dts/rockchip/rv1103.dtsi | 12 + .../arm/boot/dts/rockchip/rv1106-pinctrl.dtsi | 1398 +++++++++++++++++ arch/arm/boot/dts/rockchip/rv1106.dtsi | 299 ++++ drivers/clk/rockchip/Kconfig | 7 + drivers/clk/rockchip/Makefile | 1 + drivers/clk/rockchip/clk-rv1106.c | 1107 +++++++++++++ drivers/pinctrl/pinctrl-rockchip.c | 208 +++ drivers/pinctrl/pinctrl-rockchip.h | 1 + .../dt-bindings/clock/rockchip,rv1106-cru.h | 301 ++++ 19 files changed, 3529 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rv1106-cru.yaml create mode 100644 arch/arm/boot/dts/rockchip/rv1103-luckfox-pico-mini-b.dts create mode 100644 arch/arm/boot/dts/rockchip/rv1103.dtsi create mode 100644 arch/arm/boot/dts/rockchip/rv1106-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/rockchip/rv1106.dtsi create mode 100644 drivers/clk/rockchip/clk-rv1106.c create mode 100644 include/dt-bindings/clock/rockchip,rv1106-cru.h --- base-commit: 8cdeaa50eae8dad34885515f62559ee83e7e8dda branch: rv1106a -- 2.43.0