* [PATCH v2 1/7] ARM: shmobile: r8a7790: Add PCIEC clock device tree node
@ 2014-06-11 11:05 Phil Edworthy
2014-06-12 15:33 ` Laurent Pinchart
0 siblings, 1 reply; 2+ messages in thread
From: Phil Edworthy @ 2014-06-11 11:05 UTC (permalink / raw)
To: linux-sh
This patch adds the device tree clock node for the PCIe Controller
Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
---
v2:
- Changed PCIe controller names,etc from pcie to pciec
- Corrected MTSP bit ordering
arch/arm/boot/dts/r8a7790.dtsi | 6 +++---
include/dt-bindings/clock/r8a7790-clock.h | 1 +
2 files changed, 4 insertions(+), 3 deletions(-)
diff --git a/arch/arm/boot/dts/r8a7790.dtsi b/arch/arm/boot/dts/r8a7790.dtsi
index e990d3c..7eb882c 100644
--- a/arch/arm/boot/dts/r8a7790.dtsi
+++ b/arch/arm/boot/dts/r8a7790.dtsi
@@ -765,17 +765,17 @@
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
<&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks R8A7790_CLK_SD0>, <&mmc0_clk>,
- <&hp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
+ <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
#clock-cells = <1>;
renesas,clock-indices = <
R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1 R8A7790_CLK_SDHI3
R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0 R8A7790_CLK_MMCIF0
- R8A7790_CLK_IIC0 R8A7790_CLK_IIC1 R8A7790_CLK_SSUSB R8A7790_CLK_CMT1
+ R8A7790_CLK_IIC0 R8A7790_CLK_PCIEC R8A7790_CLK_IIC1 R8A7790_CLK_SSUSB R8A7790_CLK_CMT1
>;
clock-output-names "iic2", "tpu0", "mmcif1", "sdhi3",
"sdhi2", "sdhi1", "sdhi0", "mmcif0",
- "iic0", "iic1", "ssusb", "cmt1";
+ "iic0", "pciec", "iic1", "ssusb", "cmt1";
};
mstp5_clks: mstp5_clks@e6150144 {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
diff --git a/include/dt-bindings/clock/r8a7790-clock.h b/include/dt-bindings/clock/r8a7790-clock.h
index 1118f7a..84dc7e6 100644
--- a/include/dt-bindings/clock/r8a7790-clock.h
+++ b/include/dt-bindings/clock/r8a7790-clock.h
@@ -59,6 +59,7 @@
#define R8A7790_CLK_SDHI0 14
#define R8A7790_CLK_MMCIF0 15
#define R8A7790_CLK_IIC0 18
+#define R8A7790_CLK_PCIEC 19
#define R8A7790_CLK_IIC1 23
#define R8A7790_CLK_SSUSB 28
#define R8A7790_CLK_CMT1 29
--
2.0.0
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH v2 1/7] ARM: shmobile: r8a7790: Add PCIEC clock device tree node
2014-06-11 11:05 [PATCH v2 1/7] ARM: shmobile: r8a7790: Add PCIEC clock device tree node Phil Edworthy
@ 2014-06-12 15:33 ` Laurent Pinchart
0 siblings, 0 replies; 2+ messages in thread
From: Laurent Pinchart @ 2014-06-12 15:33 UTC (permalink / raw)
To: linux-sh
Hi Phil,
Thank you for the patch.
On Wednesday 11 June 2014 12:05:47 Phil Edworthy wrote:
> This patch adds the device tree clock node for the PCIe Controller
>
> Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
> ---
> v2:
> - Changed PCIe controller names,etc from pcie to pciec
> - Corrected MTSP bit ordering
>
> arch/arm/boot/dts/r8a7790.dtsi | 6 +++---
> include/dt-bindings/clock/r8a7790-clock.h | 1 +
> 2 files changed, 4 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/boot/dts/r8a7790.dtsi b/arch/arm/boot/dts/r8a7790.dtsi
> index e990d3c..7eb882c 100644
> --- a/arch/arm/boot/dts/r8a7790.dtsi
> +++ b/arch/arm/boot/dts/r8a7790.dtsi
> @@ -765,17 +765,17 @@
> reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
> clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
> <&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks
> R8A7790_CLK_SD0>, <&mmc0_clk>, - <&hp_clk>, <&hp_clk>,
<&mp_clk>,
> <&rclk_clk>;
> + <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
> #clock-cells = <1>;
> renesas,clock-indices = <
> R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1
R8A7790_CLK_SDHI3
> R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0
> R8A7790_CLK_MMCIF0 - R8A7790_CLK_IIC0 R8A7790_CLK_IIC1
R8A7790_CLK_SSUSB
> R8A7790_CLK_CMT1 + R8A7790_CLK_IIC0 R8A7790_CLK_PCIEC
R8A7790_CLK_IIC1
> R8A7790_CLK_SSUSB R8A7790_CLK_CMT1
> >;
>
> clock-output-names > "iic2", "tpu0", "mmcif1", "sdhi3",
> "sdhi2", "sdhi1", "sdhi0", "mmcif0",
> - "iic0", "iic1", "ssusb", "cmt1";
> + "iic0", "pciec", "iic1", "ssusb", "cmt1";
> };
> mstp5_clks: mstp5_clks@e6150144 {
> compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-
clocks";
> diff --git a/include/dt-bindings/clock/r8a7790-clock.h
> b/include/dt-bindings/clock/r8a7790-clock.h index 1118f7a..84dc7e6 100644
> --- a/include/dt-bindings/clock/r8a7790-clock.h
> +++ b/include/dt-bindings/clock/r8a7790-clock.h
> @@ -59,6 +59,7 @@
> #define R8A7790_CLK_SDHI0 14
> #define R8A7790_CLK_MMCIF0 15
> #define R8A7790_CLK_IIC0 18
> +#define R8A7790_CLK_PCIEC 19
> #define R8A7790_CLK_IIC1 23
> #define R8A7790_CLK_SSUSB 28
> #define R8A7790_CLK_CMT1 29
--
Regards,
Laurent Pinchart
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2014-06-12 15:33 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-06-11 11:05 [PATCH v2 1/7] ARM: shmobile: r8a7790: Add PCIEC clock device tree node Phil Edworthy
2014-06-12 15:33 ` Laurent Pinchart
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).