From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: Magnus Damm <magnus.damm@gmail.com>
Cc: linux-sh@vger.kernel.org, gregkh@linuxfoundation.org,
jslaby@suse.cz, linux-serial@vger.kernel.org
Subject: Re: [PATCH 04/05] serial: sh-sci: Add SCIFA/SCIFB CTS/RTS pin setup
Date: Mon, 05 Jan 2015 07:46:20 +0000 [thread overview]
Message-ID: <1784675.cFO7ikSQzd@avalon> (raw)
In-Reply-To: <20141217125315.14480.15475.sendpatchset@w520>
Hi Magnus,
Thank you for the patch.
On Wednesday 17 December 2014 21:53:15 Magnus Damm wrote:
> From: Magnus Damm <damm+renesas@opensource.se>
>
> Add SCIFA/SCIFB pin setup code for CTS/RTS pins to handle
> both cases of hardware flow control enabled or disabled.
>
> Signed-off-by: Magnus Damm <damm+renesas@opensource.se>
> ---
>
> drivers/tty/serial/sh-sci.c | 60 +++++++++++++++++++++++++++++++++++++++-
> include/linux/serial_sci.h | 2 +
> 2 files changed, 61 insertions(+), 1 deletion(-)
>
> --- 0006/drivers/tty/serial/sh-sci.c
> +++ work/drivers/tty/serial/sh-sci.c 2014-12-16 16:10:18.000000000 +0900
> @@ -168,6 +168,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -188,6 +190,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -207,6 +211,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = { 0x30, 16 },
> + [SCPDR] = { 0x34, 16 },
> },
>
> /*
> @@ -226,6 +232,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = { 0x30, 16 },
> + [SCPDR] = { 0x34, 16 },
> },
>
> /*
> @@ -246,6 +254,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = { 0x20, 16 },
> [SCLSR] = { 0x24, 16 },
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -265,6 +275,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -284,6 +296,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = { 0x20, 16 },
> [SCLSR] = { 0x24, 16 },
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -303,6 +317,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = { 0x20, 16 },
> [SCLSR] = { 0x24, 16 },
> [HSSRR] = { 0x40, 16 },
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -323,6 +339,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = { 0x24, 16 },
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -343,6 +361,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = { 0x24, 16 },
> [SCLSR] = { 0x28, 16 },
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
>
> /*
> @@ -363,6 +383,8 @@ static struct plat_sci_reg sci_regmap[SC
> [SCSPTR] = sci_reg_invalid,
> [SCLSR] = sci_reg_invalid,
> [HSSRR] = sci_reg_invalid,
> + [SCPCR] = sci_reg_invalid,
> + [SCPDR] = sci_reg_invalid,
> },
> };
>
> @@ -542,6 +564,34 @@ static void sci_init_pins_default(struct
> serial_port_out(port, SCSPTR, status); /* Set RTS = 1 */
> }
>
> +static void sci_init_pins_scifab(struct uart_port *port, bool
> hwflow_enabled)
> +{
> + unsigned short control, data;
> +
> + /* SCIFA/SCIFB CTS/RTS pin configuration depends on user space.
> + *
> + * In case of CTS - (SCPDR.CTSD is always accessible):
> + * - Hardware flow control enabled: "CTS pin function"
> + * - Hardware flow control disabled: "Input port"
> + *
> + * In case of RTS:
> + * - Hardware flow control enabled: "RTS pin function"
> + * - Hardware flow control disabled: "Output port" with value 1
> + */
> + control = serial_port_in(port, SCPCR);
> + data = serial_port_in(port, SCPDR);
> +
> + if (hwflow_enabled) {
> + control &= ~(BIT(4) | BIT(3));
> + } else {
> + control |= BIT(4) | BIT(3);
Could you please define SCPCR_RTSC and SCPCR_CTSC macros to replace BIT(3) and
BIT(4) ?
> + data |= BIT(4);
And SCPDR_RTSD here ?
> + }
> +
> + serial_port_out(port, SCPDR, data);
> + serial_port_out(port, SCPCR, control);
> +}
> +
> static void sci_init_pins(struct uart_port *port, unsigned int cflag)
> {
> struct sci_port *s = to_sci_port(port);
> @@ -568,7 +618,15 @@ static void sci_init_pins(struct uart_po
> if (!(s->cfg->capabilities & SCIx_HAVE_RTSCTS))
> return;
>
> - sci_init_pins_default(port, hwflow_enabled);
> + switch (s->cfg->type) {
> + case PORT_SCIFA:
> + case PORT_SCIFB:
> + sci_init_pins_scifab(port, hwflow_enabled);
> + break;
> + default:
> + sci_init_pins_default(port, hwflow_enabled);
> + }
> +
> }
>
> static int sci_txfill(struct uart_port *port)
> --- 0006/include/linux/serial_sci.h
> +++ work/include/linux/serial_sci.h 2014-12-16 16:10:18.000000000 +0900
> @@ -102,6 +102,8 @@ enum {
> SCRFDR, /* Receive FIFO Data Count Register */
> SCSPTR, /* Serial Port Register */
> HSSRR, /* Sampling Rate Register */
> + SCPCR, /* Serial Port Control Register */
> + SCPDR, /* Serial Port Data Register */
>
> SCIx_NR_REGS,
> };
--
Regards,
Laurent Pinchart
next prev parent reply other threads:[~2015-01-05 7:46 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-12-17 12:52 [PATCH 00/05] serial: sh-sci: Hardware flow control update Magnus Damm
2014-12-17 12:52 ` [PATCH 01/05] serial: sh-sci: Break out default CTS/RTS pin setup Magnus Damm
2015-01-05 8:25 ` Laurent Pinchart
2015-03-19 2:16 ` Magnus Damm
2014-12-17 12:52 ` [PATCH 02/05] serial: sh-sci: Fix default RTS handling Magnus Damm
2014-12-17 12:53 ` [PATCH 03/05] serial: sh-sci: Expose default CTS pin Magnus Damm
2014-12-17 12:53 ` [PATCH 04/05] serial: sh-sci: Add SCIFA/SCIFB CTS/RTS pin setup Magnus Damm
2015-01-05 7:46 ` Laurent Pinchart [this message]
2015-03-19 2:20 ` Magnus Damm
2014-12-17 12:53 ` [PATCH 05/05] serial: sh-sci: Expose SCIFA/SCIFB CTS pin Magnus Damm
2015-01-05 7:53 ` Laurent Pinchart
2015-03-19 2:18 ` Magnus Damm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1784675.cFO7ikSQzd@avalon \
--to=laurent.pinchart@ideasonboard.com \
--cc=gregkh@linuxfoundation.org \
--cc=jslaby@suse.cz \
--cc=linux-serial@vger.kernel.org \
--cc=linux-sh@vger.kernel.org \
--cc=magnus.damm@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).