From: Valentin R Sitsikov <valentin.sitdikov@siemens.com>
To: linux-sh@vger.kernel.org
Subject: Re: sh7785 cache question
Date: Mon, 31 Aug 2009 07:56:10 +0000 [thread overview]
Message-ID: <4A9B821A.4000602@siemens.com> (raw)
In-Reply-To: <4A7A9C73.1070000@siemens.com>
Hello Paul!
Thanks a lot for your answer.
I still can`t understand the situation with ocbi, ocbp, ocbwb on sh4-a.
It is written what they should be used only with address starting from
0xf4000000 (Rn[31:24] = 0xF4 - memory mapped OC address area) .
But there are some functions in the kerenl which use virtual address of
zero page to manipulate with cache.
I made some experiments and has a feeling what cache still can be
controlled by ocbi... by using
not only 0xf4000000 but any virtual address (which is not permitted by
spec).
So i am in doubts .
May be You have some ideas if sh7785 could still use ocbi with virtual
addresses?
Best regards,
Valentin.
Paul Mundt wrote:
> On Thu, Aug 06, 2009 at 01:03:47PM +0400, Valentin R Sitsikov wrote:
>
>> So my question is why still all cache related code for the sh-7785 in
>> these instructions have effective address as operand instead of
>> 0xF4XXXXXX ?
>>
>>
> [snip]
>
>
>> Also It is interesting if there any plans for remove associative write
>> operation to memory mapped OC address array?
>>
>>
> This has mostly been a compatibility thing, as these new methods do not
> work on older parts while at the same time the associated write still
> works with current parts, even though it's less than optimal and will
> likely go away in the future.
>
> Currently there are a few cases that need to be handled:
>
> - icbi based I-cache flushing, especially for SMP parts where
> broadcast invalidation is not handled by hardware.
>
> - decoupled I-cache and D-cache flushing, mostly for parts with
> D-cache coherency that still need to maintain the I-cache bits.
>
> - D-cache flushing overloads for platforms that prefer using more
> optimized routines.
>
> These are things that I am presently working on in the sh/cachetlb topic
> branch getting things tidied up for highmem and variable SH-X3 cache
> configurations, which in turn will also benefit SH-X2 cores when
> everything is done. It's a bit slow going due to the amount of heavy
> testing and benchmarking that needs to be done every step of the way, but
> it's slowly getting there.
>
> Feel free to poke around at the topic branch if this is an area you are
> interested in playing with, otherwise it should see a 2.6.32 merge.
>
next prev parent reply other threads:[~2009-08-31 7:56 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2009-08-06 9:03 sh7785 cache question Valentin R Sitsikov
2009-08-13 3:17 ` Paul Mundt
2009-08-31 7:56 ` Valentin R Sitsikov [this message]
2009-09-01 2:19 ` yoshii.takashi
2009-09-01 3:05 ` Paul Mundt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4A9B821A.4000602@siemens.com \
--to=valentin.sitdikov@siemens.com \
--cc=linux-sh@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox