SUPERH platform development
 help / color / mirror / Atom feed
From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: linux-sh@vger.kernel.org
Subject: Re: [PATCH v3 3/3] sh-pfc: r8a7779: add Ether pin groups
Date: Sat, 27 Apr 2013 14:33:44 +0000	[thread overview]
Message-ID: <517BE1C8.5050501@cogentembedded.com> (raw)
In-Reply-To: <201304270248.22740.sergei.shtylyov@cogentembedded.com>

Hello.

On 27-04-2013 4:45, Laurent Pinchart wrote:

> Thank you for the patch.

    Not at all. :-)

>> Add Ether RMII/LINK/MAGIC pin groups to R8A7779 PFC driver.

>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>

>> ---
>> Changes from the original posting:
>> - moved all pin groups to stay in the alphabetical order with the others.

>>   drivers/pinctrl/sh-pfc/pfc-r8a7779.c |   42 +++++++++++++++++++++++++++++++
>>   1 file changed, 42 insertions(+)

>> Index: renesas/drivers/pinctrl/sh-pfc/pfc-r8a7779.c
>> =================================>> --- renesas.orig/drivers/pinctrl/sh-pfc/pfc-r8a7779.c
>> +++ renesas/drivers/pinctrl/sh-pfc/pfc-r8a7779.c
>> @@ -1640,6 +1640,38 @@ static const unsigned int du1_cde_pins[]
>>   static const unsigned int du1_cde_mux[] = {
>>   	DU1_CDE_MARK
>>   };
>> +/* - Ether
>> ------------------------------------------------------------------ */
>> +static const unsigned int ether_rmii_pins[] = {
>> +	/*
>> +	 * ETH_TXD0, ETH_TXD1, ETH_TX_EN,  ETH_REFCLK,
>> +	 * ETH_RXD0, ETH_RXD1, ETH_CRS_DV, ETH_RX_ER,
>> +	 * ETH_MDIO, ETH_MDC
>> +	 */
>> +	RCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 18),
>> +	RCAR_GP_PIN(2, 26),
>> +	RCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 17),
>> +	RCAR_GP_PIN(2, 19),
>> +	RCAR_GP_PIN(2, 29), RCAR_GP_PIN(2, 28),
>> +};
>> +static const unsigned int ether_rmii_mux[] = {
>> +	ETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK,  ETH_REFCLK_MARK,
>> +	ETH_RXD0_MARK, ETH_RXD1_MARK, ETH_CRS_DV_MARK, ETH_RX_ER_MARK,
>> +	ETH_MDIO_MARK, ETH_MDC_MARK,
>> +};
>> +static const unsigned int ether_link_pins[] = {
>> +	/* ETH_LINK */
>> +	RCAR_GP_PIN(2, 24),
>> +};
>> +static const unsigned int ether_link_mux[] = {
>> +	ETH_LINK_MARK,
>> +};
>> +static const unsigned int ether_magic_pins[] = {
>> +	/* ETH_MAGIC */
>> +	RCAR_GP_PIN(2, 25),
>> +};
>> +static const unsigned int ether_magic_mux[] = {
>> +	ETH_MAGIC_MARK,
>> +};

> I wonder whether we should rename MAGIC to WOL (Wake On LAN), but that's out
> of scope for this patch.

    I don't think it's a good idea to remove the SoC's signals at will.

> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>

    Thank you.

WBR, Sergei


  parent reply	other threads:[~2013-04-27 14:33 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-04-26 22:48 [PATCH v3 3/3] sh-pfc: r8a7779: add Ether pin groups Sergei Shtylyov
2013-04-27  0:45 ` Laurent Pinchart
2013-04-27 14:33 ` Sergei Shtylyov [this message]
2013-04-28 16:57 ` Sergei Shtylyov
2013-04-28 20:47 ` Laurent Pinchart

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=517BE1C8.5050501@cogentembedded.com \
    --to=sergei.shtylyov@cogentembedded.com \
    --cc=linux-sh@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox