From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: linux-sh@vger.kernel.org
Subject: Re: [PATCH 1/8] ARM: shmobile: r8a7790: Add PCIe clock device tree nodes
Date: Mon, 09 Jun 2014 10:29:15 +0000 [thread overview]
Message-ID: <8658512.MX7D7qUacA@avalon> (raw)
In-Reply-To: <1401261843-6964-2-git-send-email-phil.edworthy@renesas.com>
Hi Phil,
Thank you for the patch.
On Wednesday 28 May 2014 08:23:56 Phil Edworthy wrote:
> This patch adds the device tree clock nodes for PCIe
>
> Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
> ---
> arch/arm/boot/dts/r8a7790.dtsi | 6 +++---
> include/dt-bindings/clock/r8a7790-clock.h | 1 +
> 2 files changed, 4 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/boot/dts/r8a7790.dtsi b/arch/arm/boot/dts/r8a7790.dtsi
> index 7ff2960..ae7d3da 100644
> --- a/arch/arm/boot/dts/r8a7790.dtsi
> +++ b/arch/arm/boot/dts/r8a7790.dtsi
> @@ -754,17 +754,17 @@
> reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
> clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
> <&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks
> R8A7790_CLK_SD0>, <&mmc0_clk>,
> - <&hp_clk>, <&hp_clk>, <&rclk_clk>;
> + <&hp_clk>, <&hp_clk>, <&rclk_clk>, <&mp_clk>;
> #clock-cells = <1>;
> renesas,clock-indices = <
> R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1
> R8A7790_CLK_SDHI3
> R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0
> R8A7790_CLK_MMCIF0
> - R8A7790_CLK_IIC0 R8A7790_CLK_IIC1 R8A7790_CLK_CMT1
> + R8A7790_CLK_IIC0 R8A7790_CLK_IIC1 R8A7790_CLK_CMT1
> R8A7790_CLK_PCIE
We try to keep the entries sorted by bit number. Could you this please insert
the PCIE clock at the right position (between IIC0 and IIC1) ? Don't forget to
update the clocks and clock-output-names properties accordingly.
> >;
>
> clock-output-names > "iic2", "tpu0", "mmcif1", "sdhi3",
> "sdhi2", "sdhi1", "sdhi0", "mmcif0",
> - "iic0", "iic1", "cmt1";
> + "iic0", "iic1", "cmt1", "pcie";
> };
> mstp5_clks: mstp5_clks@e6150144 {
> compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-
clocks";
> diff --git a/include/dt-bindings/clock/r8a7790-clock.h
> b/include/dt-bindings/clock/r8a7790-clock.h index 1118f7a..e0a6e38 100644
> --- a/include/dt-bindings/clock/r8a7790-clock.h
> +++ b/include/dt-bindings/clock/r8a7790-clock.h
> @@ -59,6 +59,7 @@
> #define R8A7790_CLK_SDHI0 14
> #define R8A7790_CLK_MMCIF0 15
> #define R8A7790_CLK_IIC0 18
> +#define R8A7790_CLK_PCIE 19
The datasheet documents the MSTP bit as "PCIEC". Would it make sense to use
the same name here, and in the clock-output-names property ?
The same comments apply to patch 2/8.
> #define R8A7790_CLK_IIC1 23
> #define R8A7790_CLK_SSUSB 28
> #define R8A7790_CLK_CMT1 29
--
Regards,
Laurent Pinchart
next prev parent reply other threads:[~2014-06-09 10:29 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-28 7:23 [PATCH 1/8] ARM: shmobile: r8a7790: Add PCIe clock device tree nodes Phil Edworthy
2014-06-09 10:29 ` Laurent Pinchart [this message]
2014-06-10 8:01 ` Phil Edworthy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8658512.MX7D7qUacA@avalon \
--to=laurent.pinchart@ideasonboard.com \
--cc=linux-sh@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox