From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C69F1F418D for ; Wed, 15 Oct 2025 14:42:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760539361; cv=none; b=qMv9sNhnzDs42FrTKr2/v3ak52No8lH//lzZkevrZzsassPO9nGrucCy5/IYSefWLcdGboE7iHZrAjK4libxaSUREODVLk6UGF5PYa46xe7Uc6HidVh78qPxPazFqBuB3EL2Wsim0DWxaEThorJ8qb0lQPryjPWC/OTW0/+4sok= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760539361; c=relaxed/simple; bh=R+RZb2wy9J/5TGQx2voNXnYWcNOyJFa/k1JK4V1Ksu0=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=gighV3jU7rTwmMWhfMNYfHkYvbU6KtfeIE+3al1LmyN6EPuBEKCId16F4bf6WWI5qyn5SuxhkLKScLZwmhjLyDAC/7s8pm8hRaa1v9u1JqrbascRpzHExlHkbpu31xB5wpZeeGVnZLMy4EQOoNidHD1Bf448MpSPbfh8jUJGvHk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OVBg0GvA; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OVBg0GvA" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-46e34052bb7so76350165e9.2 for ; Wed, 15 Oct 2025 07:42:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760539357; x=1761144157; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=R+RZb2wy9J/5TGQx2voNXnYWcNOyJFa/k1JK4V1Ksu0=; b=OVBg0GvAufKKjNANUbPU5qdauq//nlD1dAnPvRbSrz1Y+ZAzUffczf9Fl+wyN38cVd oG5p9V3F+peXwaVdCXWIzQ30OIPb1VUNXEu603Y/y+yNgjpkyVNpbJiwEyzNRUt+fjpx qF2ljfIHtO88eJPUA71dC4M2IlYOEgv3UsvhBcE7PEwBqzfgEGGCKemaXkXgv5G0nh4Q wNrHJXERsx/4hnsa3YqRLSE1hk1Ym+bW7Qmiw6EJXgTdhylm/OBypaXRxPSTd05AI0XY d4+URkVSMsjg58G2XIfodrUd3hDUT+d211gsmcjXg1y2LLY0aLcy8yPP8lwvIeWVF7E6 xcaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760539357; x=1761144157; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=R+RZb2wy9J/5TGQx2voNXnYWcNOyJFa/k1JK4V1Ksu0=; b=rjKKMtklb53gAapB0yrblKwzuYLFnAElXt1kTx9ND2cuh328hYfjDHvoc8uC9ppe7O n7j4ikbC6IlP94MD8bvOyMi2tY59rOq0EAltNx/zAbJzyEJ2RVZBiFJw9z7pctwMJoel RrZqdkeLQVIVNYfkXlYr3V/xtI9sSgVRngzOKBGZBYh9wp/DIhprY7rFEIzjYMJdyu2a JjpMOxRm3bJFH+n2gR2iPRC0vXAsHrglvuAgxeQcmzH05yCScb+++mpvfG7OMxAbD7hM HV4mLlHFZJS6iBaqWobKvtMz+YlKE+roGEP9SEKyU1EGk46l/3T8JBV1z6Ak12aIZkKc ZRGQ== X-Forwarded-Encrypted: i=1; AJvYcCWq+GSooKy7Ziet8MZqgxI6Og9MI6O/6OobKYuN5ryC+teur1sIhFGS2mQ6TO8qHrVtY29py1uBoV4=@vger.kernel.org X-Gm-Message-State: AOJu0YxGzLNQKLfzx83JnSLjOSxazeHfZXIoaVYBM2BaqvVR1dATODpr NnALX8XCeX9cNOMfuAzoEtsqta2ABbgKYvngG9ZLP/kC+RW7RntUyuOf X-Gm-Gg: ASbGncsJ6a4MTbTtTjE2qTmSQmKC+2maOdHCxtESuRF05VS/P1uLl3XVqIVk1f1guX5 Q71mrNtU+5uBaONwzLBeUWAQOjVKSGk0EsnLpYuc5/DMf2bOwE1gvFq6dTizZi1kS2sVUVRd3Jp 7JK42BWwjUEU1qCxFqZO/dkeSOXyUGkgmU+474kF5AqtZIcLK4cGxX3d6PjywEy2pdyp4XS/l62 ROknlRx+GmMkU1VKOikD3GAXuF1M9mU2tm0/SsL2SF9HrKvZrZmuCzaErini+Xw+euAyC2W94+W WZEx84aJh07OCimb13NJqJPg1yoBBvYOrV0XPbfNxbZ19vUmJL+Shl1MNuu0UvvHTYMYRsbNRXj Jr6iokzGSyG8mfP5I0x7Pm9lTGO+6Py/SWv/WfkMG8+mivB3q/yZcbqZ1oG7Y X-Google-Smtp-Source: AGHT+IGuuKDzjH39vAEfmkO3f4qqciGa4DQ7MRGXfSIWlyO+usok8I3WtHonwMRrUViH02U0toSKjQ== X-Received: by 2002:a05:600c:1c23:b0:46e:32a5:bd8d with SMTP id 5b1f17b1804b1-46fa9a892d7mr210880025e9.3.1760539357068; Wed, 15 Oct 2025 07:42:37 -0700 (PDT) Received: from [192.168.1.187] ([161.230.67.253]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb489ac60sm309551655e9.16.2025.10.15.07.42.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Oct 2025 07:42:36 -0700 (PDT) Message-ID: <12db0930458ceb596010655736b0a67a0ad0ae53.camel@gmail.com> Subject: Re: [PATCH 3/6] spi: add multi_bus_mode field to struct spi_transfer From: Nuno =?ISO-8859-1?Q?S=E1?= To: Mark Brown Cc: David Lechner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marcelo Schmitt , Michael Hennerich , Nuno =?ISO-8859-1?Q?S=E1?= , Jonathan Cameron , Andy Shevchenko , Sean Anderson , linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org Date: Wed, 15 Oct 2025 15:43:09 +0100 In-Reply-To: <409ad505-8846-443e-8d71-baca3c9aef21@sirena.org.uk> References: <20251014-spi-add-multi-bus-support-v1-0-2098c12d6f5f@baylibre.com> <20251014-spi-add-multi-bus-support-v1-3-2098c12d6f5f@baylibre.com> <9269eadc1ea593e5bc8f5cad8061b48220f4d2b2.camel@gmail.com> <409ad505-8846-443e-8d71-baca3c9aef21@sirena.org.uk> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.58.0 Precedence: bulk X-Mailing-List: linux-spi@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 On Wed, 2025-10-15 at 13:01 +0100, Mark Brown wrote: > On Wed, Oct 15, 2025 at 11:16:01AM +0100, Nuno S=C3=A1 wrote: > > On Tue, 2025-10-14 at 17:02 -0500, David Lechner wrote: >=20 > > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 controller=C2=A0=C2=A0=C2= =A0 < data bits <=C2=A0=C2=A0=C2=A0=C2=A0 peripheral > > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 ----------=C2=A0=C2=A0 ---= -------------=C2=A0=C2=A0 ---------- > > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 SD= I 0=C2=A0=C2=A0=C2=A0 0-0-0-1-0-0-0-1=C2=A0=C2=A0=C2=A0 SDO 0 > > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 SD= I 1=C2=A0=C2=A0=C2=A0 1-0-0-0-1-0-0-0=C2=A0=C2=A0=C2=A0 SDO 1 >=20 > > Out of curiosity, how does this work for devices like AD4030 where the = same > > word > > is kind of interleaved between SDO lines? I guess it works the same (in > > terms of > > SW) and is up to some IP core (typically in the FPGA) to "re-assemble" = the > > word? >=20 > So combined with the existing parallel SPI support? Not sure if this is meant for me :). parallel SPI is for parallel memories = and the spi_device multi cs support stuff right? I tried to track it down but i= t's not clear if there are any users already upstream (qspi zynqmp and the nor flashes). It looks like it's not in yet but not sure. Anyways, IIUC, it seems we could indeed see the device I mentioned as a par= allel kind of thing as we have one bit per lane per sclk. However, the multi_cs concept does not apply (so I think it would be misleading to try and hack i= t around with tweaking cs_index_mask and related APIs). Given the current API, maybe it makes sense to add (in the future) a SPI_MULTI_BUS_MODE_PARALLEL or David already intends to support it in the current STRIPE mode and I'm misunderstanding. - Nuno S=C3=A1