From: Sowjanya Komatineni <skomatineni@nvidia.com>
To: <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
<ldewangan@nvidia.com>, <broonie@kernel.org>
Cc: <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-spi@vger.kernel.org>,
Sowjanya Komatineni <skomatineni@nvidia.com>
Subject: [PATCH V4 0/4] additional features to Tegra SPI
Date: Mon, 13 May 2019 21:36:09 -0700 [thread overview]
Message-ID: <1557808569-3747-1-git-send-email-skomatineni@nvidia.com> (raw)
[V4] : This patch series version includes
- Updated GPIO based chip select control using GPIO descriptor.
- HW based chip select implementation is same as V3 but V4
has this patch updated to be on top of above changes.
- HW CS timing implementation is same as V3 but V4
has this patch updated to be on top of above changes.
- support for TX and RX trimmers implementation is same as V3
but V4 has this patch updated to be on top of above changes
and updated commit description.
[V3] : This patch series version includes
- only patches that are not applied from V2.
- splitted expanding mode and adding LSByte First support
in separate patches and removed DT property for selecting
LSByte First.
- Updated GPIO based chip select control to use spi_set_cs
from SPI core.
- HW based chip select implementation is same as V2 but V3
has this patch updated to be on top of above changes.
- HW CS timing implementation is same as V2 but V3
has this patch updated to be on top of above changes.
- support for TX and RX trimmers implementation is same as V2
but V3 has this patch updated to be on top of above changes
and updated commit description.
[V2] : This patch series version includes
- only patches that are not applied from V1.
- changed order of patches to include all fixes prior to new features
support.
- Removed HW CS timing from DT properties and created set_cs_timing
SPI master optional method for SPI controllers to implement and
created API spi_cs_timing for SPI client drivers to request CS
setup, hold and inactive delay timing configuration.
- Fixed HW based CS decision to be based on single transfer and
cs_change. Remove selection of HW based CS through DT.
Sowjanya Komatineni (4):
spi: tegra114: add support for gpio based CS
spi: tegra114: add support for hw based cs
spi: tegra114: add support for HW CS timing
spi: tegra114: add support for TX and RX trimmers
drivers/spi/spi-tegra114.c | 169 ++++++++++++++++++++++++++++++++++++++++-----
1 file changed, 153 insertions(+), 16 deletions(-)
--
2.7.4
reply other threads:[~2019-05-14 4:36 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1557808569-3747-1-git-send-email-skomatineni@nvidia.com \
--to=skomatineni@nvidia.com \
--cc=broonie@kernel.org \
--cc=jonathanh@nvidia.com \
--cc=ldewangan@nvidia.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).