From mboxrd@z Thu Jan  1 00:00:00 1970
From: luhua xu <luhua.xu@mediatek.com>
Subject: Re: [PATCH 2/2] spi: mediatek: add cs timing configuration support
Date: Wed, 20 Nov 2019 17:31:23 +0800
Message-ID: <1574242283.27063.5.camel@mbjsdccf07>
References: <1574053037-26721-1-git-send-email-luhua.xu@mediatek.com>
         <1574053037-26721-3-git-send-email-luhua.xu@mediatek.com>
         <20191119181930.GF3634@sirena.org.uk>
Mime-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: base64
Cc: Matthias Brugger <matthias.bgg@gmail.com>,
        Allison Randal <allison@lohutok.net>,
        Enrico Weigelt <info@metux.net>,
        Kate Stewart <kstewart@linuxfoundation.org>,
        Leilk Liu <leilk.liu@mediatek.com>,
        "Thomas Gleixner" <tglx@linutronix.de>,
        <linux-spi@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-mediatek@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <wsd_upstream@mediatek.com>
To: Mark Brown <broonie@kernel.org>
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <20191119181930.GF3634@sirena.org.uk>
Sender: linux-kernel-owner@vger.kernel.org
List-Id: linux-spi.vger.kernel.org

T24gVHVlLCAyMDE5LTExLTE5IGF0IDE4OjE5ICswMDAwLCBNYXJrIEJyb3duIHdyb3RlOg0KPiBP
biBNb24sIE5vdiAxOCwgMjAxOSBhdCAxMjo1NzoxN1BNICswODAwLCBMdWh1YSBYdSB3cm90ZToN
Cj4gPiBBZGQgY29uZmlndXJlIFNQSSBDUyBzZXR1cC9ob2xkL2lkbGUgZGVsYXlzIGluIHRlcm1z
DQo+ID4gb2YgY2xrIGNvdW50IHN1cHBvcnQsIGFuZCB1c2Ugb25lIHBlcmlvZCBvZiBjdXJyZW50
DQo+ID4gc3BpIHNwZWVkIGFzIGRlZmF1bHQgaWYgc2V0dXAvaG9sZC9pZGxlIG5vdCBpbmRpY2F0
ZWQuDQo+IA0KPiBXZSBoYXZlIGFkZGVkIGEgZ2VuZXJpYyB3YXkgdG8gc3BlY2lmeSBkZWxheXMg
bGlrZSB0aGlzIHZpYSB0aGUNCj4gc2V0X2NzX3RpbWluZygpIG9wZXJhdGlvbiBhbmQgcmVsYXRl
ZCBmaWVsZHMgaW4gdGhlIHNwaV9kZXZpY2Ugc3RydWN0DQo+IHdoaWNoIG9wZXJhdGUgaW4gdGVy
bXMgb2Ygc3BpX2RlbGF5IC0gQWxleGFuZHJ1IEFyZGVsZWFuIGFkZGVkIHRoZW0NCj4gcmVjZW50
bHkuICBUaGlzIHN1cHBvcnRzIGJvdGggdGltZXMgYW5kIGNsb2NrIGN5Y2xlcyBhcyB1bml0cyBz
byBzaG91bGQNCj4gZml0IHdpdGggd2hhdCB5b3VyIGhhcmR3YXJlIGNhbiBkbywgdGhlIGludGVy
ZmFjZSBpcyBuZXcgdGhvdWdoIHNvIHRoZXJlDQo+IG1heSBiZSBzb2VtIHJvdWdoIGVkZ2VzIHRv
IHdvcnJ5IGFib3V0Lg0KDQpJIGZpbmQgdGhlIHBhdGNoIHRvZGF5LiBJdCdzIHJlYWxseSBhIGJl
dHRlciBpZGVhci4NCg==