From: Richard GENOUD <richard.genoud-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Wenyou Yang <wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
Cc: linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org,
JM.Lin-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org,
broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org,
nicolas.ferre-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f@public.gmane.org,
plagnioj-sclMFOaUSTBWk0Htik3J/w@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: Re: [PATCH v8 8/8] ARM: dts: add pinctrl property for spi node for atmel SoC
Date: Wed, 3 Apr 2013 12:35:14 +0200 [thread overview]
Message-ID: <20130403103512.GB4633@lnx-rg> (raw)
In-Reply-To: <1364969032-24281-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
On [mer., 03.04.2013 14:03:52], Wenyou Yang wrote:
> Signed-off-by: Wenyou Yang <wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
> Cc: linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org
> Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
> ---
> arch/arm/boot/dts/at91sam9260.dtsi | 22 ++++++++++++++++++++++
> arch/arm/boot/dts/at91sam9263.dtsi | 22 ++++++++++++++++++++++
> arch/arm/boot/dts/at91sam9g45.dtsi | 22 ++++++++++++++++++++++
> arch/arm/boot/dts/at91sam9n12.dtsi | 22 ++++++++++++++++++++++
> arch/arm/boot/dts/at91sam9x5.dtsi | 22 ++++++++++++++++++++++
> 5 files changed, 110 insertions(+)
>
> diff --git a/arch/arm/boot/dts/at91sam9260.dtsi b/arch/arm/boot/dts/at91sam9260.dtsi
> index 6e31dc8..39253b9 100644
> --- a/arch/arm/boot/dts/at91sam9260.dtsi
> +++ b/arch/arm/boot/dts/at91sam9260.dtsi
> @@ -322,6 +322,24 @@
> };
> };
>
> + spi0 {
> + pinctrl_spi0: spi0-0 {
> + atmel,pins =
> + <0 0 0x1 0x0 /* PA0 periph A SPI0_MISO pin */
> + 0 1 0x1 0x0 /* PA1 periph A SPI0_MOSI pin */
> + 0 2 0x1 0x0>; /* PA2 periph A SPI0_SPCK pin */
> + };
> + };
> +
> + spi1 {
> + pinctrl_spi1: spi1-0 {
> + atmel,pins =
> + <1 0 0x1 0x0 /* PB0 periph A SPI1_MISO pin */
> + 1 1 0x1 0x0 /* PB1 periph A SPI1_MOSI pin */
> + 1 2 0x1 0x0>; /* PB2 periph A SPI1_SPCK pin */
> + };
> + };
> +
> pioA: gpio@fffff400 {
> compatible = "atmel,at91rm9200-gpio";
> reg = <0xfffff400 0x200>;
> @@ -477,6 +495,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffc8000 0x200>;
> interrupts = <12 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi0>;
> status = "disabled";
> };
>
> @@ -486,6 +506,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffcc000 0x200>;
> interrupts = <13 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi1>;
> status = "disabled";
> };
>
> diff --git a/arch/arm/boot/dts/at91sam9263.dtsi b/arch/arm/boot/dts/at91sam9263.dtsi
> index 6c6d9ae..94b58ab 100644
> --- a/arch/arm/boot/dts/at91sam9263.dtsi
> +++ b/arch/arm/boot/dts/at91sam9263.dtsi
> @@ -303,6 +303,24 @@
> };
> };
>
> + spi0 {
> + pinctrl_spi0: spi0-0 {
> + atmel,pins =
> + <0 0 0x2 0x0 /* PA0 periph B SPI0_MISO pin */
> + 0 1 0x2 0x0 /* PA1 periph B SPI0_MOSI pin */
> + 0 2 0x2 0x0>; /* PA2 periph B SPI0_SPCK pin */
> + };
> + };
> +
> + spi1 {
> + pinctrl_spi1: spi1-0 {
> + atmel,pins =
> + <1 12 0x1 0x0 /* PB12 periph A SPI1_MISO pin */
> + 1 13 0x1 0x0 /* PB13 periph A SPI1_MOSI pin */
> + 1 14 0x1 0x0>; /* PB14 periph A SPI1_SPCK pin */
> + };
> + };
> +
> pioA: gpio@fffff200 {
> compatible = "atmel,at91rm9200-gpio";
> reg = <0xfffff200 0x200>;
> @@ -469,6 +487,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffa4000 0x200>;
> interrupts = <14 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi0>;
> status = "disabled";
> };
>
> @@ -478,6 +498,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffa8000 0x200>;
> interrupts = <15 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi1>;
> status = "disabled";
> };
> };
> diff --git a/arch/arm/boot/dts/at91sam9g45.dtsi b/arch/arm/boot/dts/at91sam9g45.dtsi
> index e085b8a..cfdf429 100644
> --- a/arch/arm/boot/dts/at91sam9g45.dtsi
> +++ b/arch/arm/boot/dts/at91sam9g45.dtsi
> @@ -322,6 +322,24 @@
> };
> };
>
> + spi0 {
> + pinctrl_spi0: spi0-0 {
> + atmel,pins =
> + <1 0 0x1 0x0 /* PB0 periph A SPI0_MISO pin */
> + 1 1 0x1 0x0 /* PB1 periph A SPI0_MOSI pin */
> + 1 2 0x1 0x0>; /* PB2 periph A SPI0_SPCK pin */
> + };
> + };
> +
> + spi1 {
> + pinctrl_spi1: spi1-0 {
> + atmel,pins =
> + <1 14 0x1 0x0 /* PB14 periph A SPI1_MISO pin */
> + 1 15 0x1 0x0 /* PB15 periph A SPI1_MOSI pin */
> + 1 16 0x1 0x0>; /* PB16 periph A SPI1_SPCK pin */
> + };
> + };
> +
> pioA: gpio@fffff200 {
> compatible = "atmel,at91rm9200-gpio";
> reg = <0xfffff200 0x200>;
> @@ -538,6 +556,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffa4000 0x200>;
> interrupts = <14 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi0>;
> status = "disabled";
> };
>
> @@ -547,6 +567,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xfffa8000 0x200>;
> interrupts = <15 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi1>;
> status = "disabled";
> };
> };
> diff --git a/arch/arm/boot/dts/at91sam9n12.dtsi b/arch/arm/boot/dts/at91sam9n12.dtsi
> index f3f87ef3..b2961f1 100644
> --- a/arch/arm/boot/dts/at91sam9n12.dtsi
> +++ b/arch/arm/boot/dts/at91sam9n12.dtsi
> @@ -261,6 +261,24 @@
> };
> };
>
> + spi0 {
> + pinctrl_spi0: spi0-0 {
> + atmel,pins =
> + <0 11 0x1 0x0 /* PA11 periph A SPI0_MISO pin */
> + 0 12 0x1 0x0 /* PA12 periph A SPI0_MOSI pin */
> + 0 13 0x1 0x0>; /* PA13 periph A SPI0_SPCK pin */
> + };
> + };
> +
> + spi1 {
> + pinctrl_spi1: spi1-0 {
> + atmel,pins =
> + <0 21 0x2 0x0 /* PA21 periph B SPI1_MISO pin */
> + 0 22 0x2 0x0 /* PA22 periph B SPI1_MOSI pin */
> + 0 23 0x2 0x0>; /* PA23 periph B SPI1_SPCK pin */
> + };
> + };
> +
> pioA: gpio@fffff400 {
> compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
> reg = <0xfffff400 0x200>;
> @@ -380,6 +398,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xf0000000 0x100>;
> interrupts = <13 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi0>;
> status = "disabled";
> };
>
> @@ -389,6 +409,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xf0004000 0x100>;
> interrupts = <14 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi1>;
> status = "disabled";
> };
> };
> diff --git a/arch/arm/boot/dts/at91sam9x5.dtsi b/arch/arm/boot/dts/at91sam9x5.dtsi
> index 77ce2e1..347b438 100644
> --- a/arch/arm/boot/dts/at91sam9x5.dtsi
> +++ b/arch/arm/boot/dts/at91sam9x5.dtsi
> @@ -343,6 +343,24 @@
> };
> };
>
> + spi0 {
> + pinctrl_spi0: spi0-0 {
> + atmel,pins =
> + <0 11 0x1 0x0 /* PA11 periph A SPI0_MISO pin */
> + 0 12 0x1 0x0 /* PA12 periph A SPI0_MOSI pin */
> + 0 13 0x1 0x0>; /* PA13 periph A SPI0_SPCK pin */
> + };
> + };
> +
> + spi1 {
> + pinctrl_spi1: spi1-0 {
> + atmel,pins =
> + <0 21 0x2 0x0 /* PA21 periph B SPI1_MISO pin */
> + 0 22 0x2 0x0 /* PA22 periph B SPI1_MOSI pin */
> + 0 23 0x2 0x0>; /* PA23 periph B SPI1_SPCK pin */
> + };
> + };
> +
> pioA: gpio@fffff400 {
> compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
> reg = <0xfffff400 0x200>;
> @@ -536,6 +554,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xf0000000 0x100>;
> interrupts = <13 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi0>;
> status = "disabled";
> };
>
> @@ -545,6 +565,8 @@
> compatible = "atmel,at91rm9200-spi";
> reg = <0xf0004000 0x100>;
> interrupts = <14 4 3>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_spi1>;
> status = "disabled";
> };
> };
> --
> 1.7.9.5
>
On sam9g35 with DMA and PIO (3.9-rc5 + device tree patches)
Tested-by: Richard Genoud <richard.genoud-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
------------------------------------------------------------------------------
Minimize network downtime and maximize team effectiveness.
Reduce network management and security costs.Learn how to hire
the most talented Cisco Certified professionals. Visit the
Employer Resources Portal
http://www.cisco.com/web/learning/employer_resources/index.html
next prev parent reply other threads:[~2013-04-03 10:35 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-04-03 5:56 [PATCH v8 0/8] spi/spi-atmel: add dmaengine support for atmel spi controller and to test the device tree support Wenyou Yang
2013-04-03 5:57 ` [PATCH v8 1/8] spi/spi-atmel: add physical base address Wenyou Yang
[not found] ` <1364968662-23763-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
2013-04-03 9:42 ` Richard GENOUD
2013-04-23 18:30 ` Mark Brown
[not found] ` <1364968581-23700-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
2013-04-03 5:58 ` [PATCH v8 2/8] spi/spi-atmel: add flag to controller data for lock operations Wenyou Yang
[not found] ` <1364968716-23848-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
2013-04-03 9:44 ` Richard GENOUD
2013-04-23 18:30 ` Mark Brown
2013-04-03 5:59 ` [PATCH v8 3/8] spi/spi-atmel: add dmaengine support Wenyou Yang
[not found] ` <1364968759-24036-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
2013-04-03 10:23 ` Richard GENOUD
2013-04-23 18:33 ` Mark Brown
[not found] ` <20130423183301.GX5019-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org>
2013-04-24 9:27 ` Richard Genoud
2013-04-24 10:00 ` Mark Brown
2013-04-03 6:00 ` [PATCH v8 4/8] spi/spi-atmel: BUG: fix doesn' support 16 bits transfers using PIO Wenyou Yang
2013-04-24 10:01 ` Mark Brown
2013-04-03 6:02 ` [PATCH v8 6/8] ARM: dts: add spi nodes for atmel SoC Wenyou Yang
2013-04-24 10:03 ` Mark Brown
2013-04-03 6:03 ` [PATCH v8 7/8] ARM: dts: add spi nodes for the atmel boards Wenyou Yang
2013-04-24 10:04 ` Mark Brown
2013-04-03 6:01 ` [PATCH v8 5/8] ARM: at91: add clocks for spi dt entries Wenyou Yang
2013-04-24 10:02 ` Mark Brown
2013-04-03 6:03 ` [PATCH v8 8/8] ARM: dts: add pinctrl property for spi node for atmel SoC Wenyou Yang
[not found] ` <1364969032-24281-1-git-send-email-wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org>
2013-04-03 10:35 ` Richard GENOUD [this message]
2013-04-24 10:05 ` Mark Brown
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130403103512.GB4633@lnx-rg \
--to=richard.genoud-re5jqeeqqe8avxtiumwx3w@public.gmane.org \
--cc=JM.Lin-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org \
--cc=broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org \
--cc=nicolas.ferre-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org \
--cc=plagnioj-sclMFOaUSTBWk0Htik3J/w@public.gmane.org \
--cc=spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f@public.gmane.org \
--cc=wenyou.yang-AIFe0yeh4nAAvxtiuMwx3w@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).