From: Marek Vasut <marex@denx.de>
To: Ranjit Waghmode <ranjit.waghmode@xilinx.com>
Cc: harinik@xilinx.com, juhosg@openwrt.org, ben@decadent.org.uk,
zajec5@gmail.com, linux-spi@vger.kernel.org,
michal.simek@xilinx.com, linux-kernel@vger.kernel.org,
b32955@freescale.com, broonie@kernel.org,
linux-mtd@lists.infradead.org,
linux-arm-kernel@lists.infradead.org, knut.wohlrab@de.bosch.com,
punnaia@xilinx.com, computersforpeace@gmail.com,
dwmw2@infradead.org, soren.brinkmann@xilinx.com,
beanhuo@micron.com
Subject: Re: [LINUX RFC v2 0/4] spi: add dual parallel mode support in Zynq MPSoC GQSPI controller
Date: Wed, 26 Aug 2015 08:56:22 +0200 [thread overview]
Message-ID: <201508260856.22258.marex@denx.de> (raw)
In-Reply-To: <1440570367-22569-1-git-send-email-ranjit.waghmode@xilinx.com>
On Wednesday, August 26, 2015 at 08:26:03 AM, Ranjit Waghmode wrote:
> This series adds dual parallel mode support for Zynq Ultrascale+
> MPSoC GQSPI controller driver.
>
> What is dual parallel mode?
> ---------------------------
> ZynqMP GQSPI controller supports Dual Parallel mode with following
> functionalities: 1) Supporting two SPI flash memories operating in
> parallel. 8 I/O lines. 2) Chip selects and clock are shared to both the
> flash devices
> 3) This mode is targeted for faster read/write speed and also doubles the
> size 4) Commands/data can be transmitted/received from both the
> devices(mirror), or only upper or only lower flash memory devices.
> 5) Data arrangement:
> With stripe enabled,
> Even bytes i.e. 0, 2, 4,... are transmitted on Lower Data Bus
> Odd bytes i.e. 1, 3, 5,.. are transmitted on Upper Data Bus.
This might be a dumb question, but why don't you just treat this as an
SPI NOR flash with 8-bit bus ?
Best regards,
Marek Vasut
next prev parent reply other threads:[~2015-08-26 6:56 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-26 6:26 [LINUX RFC v2 0/4] spi: add dual parallel mode support in Zynq MPSoC GQSPI controller Ranjit Waghmode
[not found] ` <1440570367-22569-1-git-send-email-ranjit.waghmode-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>
2015-08-26 6:26 ` [LINUX RFC v2 1/4] spi: add support of two chip selects & data stripe Ranjit Waghmode
[not found] ` <1440570367-22569-2-git-send-email-ranjit.waghmode-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>
2015-09-03 12:12 ` Mark Brown
[not found] ` <20150903121232.GW12027-GFdadSzt00ze9xe1eoZjHA@public.gmane.org>
2015-09-04 12:02 ` Ranjit Abhimanyu Waghmode
2015-09-11 12:36 ` Mark Brown
[not found] ` <20150911123644.GU12027-GFdadSzt00ze9xe1eoZjHA@public.gmane.org>
2015-09-11 16:24 ` Harini Katakam
2015-09-04 12:35 ` Martin Sperl
[not found] ` <E4C1DE94-773C-498F-9CD5-639FBEEE3139-d5rIkyn9cnPYtjvyW6yDsg@public.gmane.org>
2015-09-04 15:37 ` Mark Brown
[not found] ` <20150904153718.GO5313-GFdadSzt00ze9xe1eoZjHA@public.gmane.org>
2015-09-04 15:48 ` Martin Sperl
2015-08-26 6:26 ` [LINUX RFC v2 2/4] mtd: add spi_device instance to spi_nor struct Ranjit Waghmode
2015-08-26 6:26 ` [LINUX RFC v2 3/4] spi-nor: add dual parallel mode support Ranjit Waghmode
2015-08-26 6:26 ` [LINUX RFC v2 4/4] spi: zynqmp: gqspi: add support for dual parallel mode configuration Ranjit Waghmode
2015-08-26 6:56 ` Marek Vasut [this message]
[not found] ` <201508260856.22258.marex-ynQEQJNshbs@public.gmane.org>
2015-09-02 17:12 ` [LINUX RFC v2 0/4] spi: add dual parallel mode support in Zynq MPSoC GQSPI controller Ranjit Abhimanyu Waghmode
[not found] ` <7CFCFE83B8145347A1D424EC939F1C3C014AFF00-4lKfpRxZ5enZMOc0yg5rMog+Gb3gawCHQz34XiSyOiE@public.gmane.org>
2015-09-02 18:56 ` Marek Vasut
[not found] ` <201509022056.09635.marex-ynQEQJNshbs@public.gmane.org>
2015-09-03 13:25 ` Ranjit Abhimanyu Waghmode
[not found] ` <7CFCFE83B8145347A1D424EC939F1C3C014B08B2-4lKfpRxZ5enZMOc0yg5rMog+Gb3gawCHQz34XiSyOiE@public.gmane.org>
2015-09-03 13:38 ` Marek Vasut
2015-08-26 12:19 ` Jagan Teki
[not found] ` <CAD6G_RQhWBsUTZNBB44W98Fjzw82H_D_E9nY0aDWezj729mkoA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2015-08-26 15:32 ` punnaiah choudary kalluri
[not found] ` <CAGnW=BZtsVtT+Z7gTq5jybXsHWp+RNpjc6ckk6-MXWxAS7u8Mw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2015-08-27 6:23 ` Jagan Teki
[not found] ` <CAD6G_RTCQ5Fzjgxz+-3oMDAyUTg6UFAqvpEPQzJ9maSTZ3Nc_g-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2015-08-27 8:48 ` punnaiah choudary kalluri
[not found] ` <CAGnW=BZ80B_2kzZVULhZvEXFs+_GXkGbu8mii1eFp3MySvA8aA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2015-08-27 10:15 ` Jagan Teki
[not found] ` <CAD6G_RR+QnuK++KvztYo+68sb7yQqwM7qg-X7bybCYaBN+nAGQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2015-08-27 11:49 ` punnaiah choudary kalluri
2015-08-28 4:13 ` Jagan Teki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=201508260856.22258.marex@denx.de \
--to=marex@denx.de \
--cc=b32955@freescale.com \
--cc=beanhuo@micron.com \
--cc=ben@decadent.org.uk \
--cc=broonie@kernel.org \
--cc=computersforpeace@gmail.com \
--cc=dwmw2@infradead.org \
--cc=harinik@xilinx.com \
--cc=juhosg@openwrt.org \
--cc=knut.wohlrab@de.bosch.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=linux-spi@vger.kernel.org \
--cc=michal.simek@xilinx.com \
--cc=punnaia@xilinx.com \
--cc=ranjit.waghmode@xilinx.com \
--cc=soren.brinkmann@xilinx.com \
--cc=zajec5@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).