linux-spi.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH v2 0/3] spi-cadence: support transmission with bits_per_word of 16 and 32
@ 2025-10-27  8:42 Jun Guo
  2025-10-27  8:42 ` [PATCH v2 1/3] arm64: dts: cix: add a compatible string for the cix sky1 SoC Jun Guo
                   ` (2 more replies)
  0 siblings, 3 replies; 6+ messages in thread
From: Jun Guo @ 2025-10-27  8:42 UTC (permalink / raw)
  To: peter.chen, fugang.duan, robh, krzk+dt, conor+dt, broonie
  Cc: linux-spi, michal.simek, cix-kernel-upstream, linux-arm-kernel,
	devicetree, linux-kernel, Jun Guo

The Cadence SPI IP supports configurable FIFO data widths during
integration. On some SoCs, the FIFO data width is designed to be 16 or
32 bits at the chip design stage. However, the current driver only
supports communication with an 8-bit FIFO data width. Therefore, these
patches are added to enable the driver to support communication with
16-bit and 32-bit FIFO data widths.

This series introduces the following enhancements for Cadence SPI
controller support on arm64 platforms:

Patch 1: Add a compatible string "cix,sky1-spi-r1p6" for the cix
sky1 SoC.
Patch 2: Update DT binding docs to support cix sky1 SoC.
Patch 3: Enhance the SPI Cadence driver to support data transmission
with bits_per_word values of 16 and 32.

The CIX Sky1 SPI supported patch is added:
https://lore.kernel.org/all/20250919013118.853078-1-jun.guo@cixtech.com/

The patches have been tested on CIX SKY1 platform.

Changes for v2:
- Remove the fifo-width property and add a compatible string for the
  cix sky1 SoC to control the FIFO data width configuration.

Jun Guo (3):
  arm64: dts: cix: add a compatible string for the cix sky1 SoC
  dt-bindings: spi: spi-cadence: update DT binding docs to support cix
    sky1 SoC
  spi: spi-cadence: supports transmission with bits_per_word of 16 and
    32

 .../devicetree/bindings/spi/spi-cadence.yaml  |  11 +-
 arch/arm64/boot/dts/cix/sky1.dtsi             |   4 +-
 drivers/spi/spi-cadence.c                     | 106 +++++++++++++++---
 3 files changed, 103 insertions(+), 18 deletions(-)

-- 
2.34.1


^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2025-10-28  2:54 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-10-27  8:42 [PATCH v2 0/3] spi-cadence: support transmission with bits_per_word of 16 and 32 Jun Guo
2025-10-27  8:42 ` [PATCH v2 1/3] arm64: dts: cix: add a compatible string for the cix sky1 SoC Jun Guo
2025-10-27  8:42 ` [PATCH v2 2/3] dt-bindings: spi: spi-cadence: update DT binding docs to support " Jun Guo
2025-10-27 16:51   ` Conor Dooley
2025-10-28  2:54     ` Jun Guo
2025-10-27  8:42 ` [PATCH v2 3/3] spi: spi-cadence: supports transmission with bits_per_word of 16 and 32 Jun Guo

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).