From: Patrice CHOTARD <patrice.chotard@foss.st.com>
To: Mark Brown <broonie@kernel.org>
Cc: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
Philipp Zabel <p.zabel@pengutronix.de>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Arnd Bergmann <arnd@arndb.de>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>, <linux-spi@vger.kernel.org>,
<devicetree@vger.kernel.org>,
<linux-stm32@st-md-mailman.stormreply.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <christophe.kerello@foss.st.com>
Subject: Re: [PATCH v2 2/9] spi: stm32: Add OSPI driver
Date: Thu, 30 Jan 2025 09:55:46 +0100 [thread overview]
Message-ID: <4ea55395-e4e2-425e-9711-3c99f30a9fa9@foss.st.com> (raw)
In-Reply-To: <ec35dbd3-5730-4cc8-8025-d349740d1ba5@sirena.org.uk>
On 1/28/25 13:37, Mark Brown wrote:
> On Tue, Jan 28, 2025 at 09:17:24AM +0100, patrice.chotard@foss.st.com wrote:
>
>> +static int stm32_ospi_tx_poll(struct stm32_ospi *ospi, u8 *buf, u32 len, bool read)
>> +{
>
>> + if (read)
>> + tx_fifo = stm32_ospi_read_fifo;
>> + else
>> + tx_fifo = stm32_ospi_write_fifo;
>
>> + tx_fifo(buf++, regs_base + OSPI_DR);
>
> It feels like the _tx_poll and tx_fifo naming is a landmine waiting to
> surprise people in the future. The code sharing makes sense but the
> naming is just looking to cause surprises, especially with it just being
> a bool selecting read or write.
Agree, i will replace "tx_fifo" to a more neutral name as "fifo" for example
>
>> +static int stm32_ospi_tx(struct stm32_ospi *ospi, const struct spi_mem_op *op)
>> +{
>
>> + return stm32_ospi_tx_poll(ospi, buf, op->data.nbytes,
>> + op->data.dir == SPI_MEM_DATA_IN);
>
> Though the one caller is also using _tx only naming, it's a bit more
> tied in with the op sending though.
I will replace stm32_ospi_tx_poll() by stm32_ospi_poll()
>
>> + ctrl->mode_bits = SPI_RX_DUAL | SPI_RX_QUAD |
>> + SPI_TX_DUAL | SPI_TX_QUAD |
>> + SPI_TX_OCTAL | SPI_RX_OCTAL;
>> + ctrl->setup = stm32_ospi_setup;
>> + ctrl->bus_num = -1;
>> + ctrl->mem_ops = &stm32_ospi_mem_ops;
>> + ctrl->use_gpio_descriptors = true;
>> + ctrl->transfer_one_message = stm32_ospi_transfer_one_message;
>> + ctrl->num_chipselect = STM32_OSPI_MAX_NORCHIP;
>> + ctrl->dev.of_node = dev->of_node;
>
> It looks like the controller only does half duplex as well so it should
> set SPI_CONTROLLER_HALF_DUPLEX.
Right, i will add it.
Thanks
Patrice
next prev parent reply other threads:[~2025-01-30 8:58 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-28 8:17 [PATCH v2 0/9] Add STM32MP25 SPI NOR support patrice.chotard
2025-01-28 8:17 ` [PATCH v2 1/9] dt-bindings: spi: Add STM32 OSPI controller patrice.chotard
2025-01-28 18:02 ` Conor Dooley
2025-01-29 7:40 ` Krzysztof Kozlowski
2025-01-29 7:53 ` Krzysztof Kozlowski
2025-01-30 9:48 ` Patrice CHOTARD
2025-01-29 17:40 ` Patrice CHOTARD
2025-01-29 17:53 ` Conor Dooley
2025-01-30 8:51 ` Patrice CHOTARD
2025-01-30 10:28 ` Patrice CHOTARD
2025-01-30 12:26 ` Krzysztof Kozlowski
2025-01-30 12:39 ` Patrice CHOTARD
2025-01-28 8:17 ` [PATCH v2 2/9] spi: stm32: Add OSPI driver patrice.chotard
2025-01-28 12:37 ` Mark Brown
2025-01-30 8:55 ` Patrice CHOTARD [this message]
2025-01-28 8:17 ` [PATCH v2 3/9] dt-bindings: memory-controllers: Add STM32 Octo Memory Manager controller patrice.chotard
2025-01-29 7:52 ` Krzysztof Kozlowski
2025-01-30 8:57 ` Patrice CHOTARD
2025-01-30 12:12 ` Krzysztof Kozlowski
2025-01-30 13:32 ` Patrice CHOTARD
2025-01-30 15:09 ` Krzysztof Kozlowski
2025-02-03 10:46 ` Patrice CHOTARD
2025-02-03 11:40 ` Krzysztof Kozlowski
2025-02-04 7:29 ` Patrice CHOTARD
2025-02-04 7:50 ` Krzysztof Kozlowski
2025-02-04 8:16 ` Patrice CHOTARD
2025-01-28 8:17 ` [PATCH v2 4/9] memory: Add STM32 Octo Memory Manager driver patrice.chotard
2025-01-28 9:17 ` Philipp Zabel
2025-02-03 7:29 ` Patrice CHOTARD
2025-01-28 8:17 ` [PATCH v2 5/9] arm64: dts: st: Add OMM node on stm32mp251 patrice.chotard
2025-01-28 8:17 ` [PATCH v2 6/9] arm64: dts: st: Add ospi port1 pinctrl entries in stm32mp25-pinctrl.dtsi patrice.chotard
2025-01-28 8:17 ` [PATCH v2 7/9] arm64: dts: st: Add SPI NOR flash support on stm32mp257f-ev1 board patrice.chotard
2025-01-28 8:17 ` [PATCH v2 8/9] arm64: defconfig: Enable STM32 Octo Memory Manager driver patrice.chotard
2025-01-28 8:17 ` [PATCH v2 9/9] arm64: defconfig: Enable STM32 OctoSPI driver patrice.chotard
2025-01-29 9:36 ` Krzysztof Kozlowski
2025-01-29 10:30 ` Krzysztof Kozlowski
2025-01-30 8:56 ` Patrice CHOTARD
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4ea55395-e4e2-425e-9711-3c99f30a9fa9@foss.st.com \
--to=patrice.chotard@foss.st.com \
--cc=alexandre.torgue@foss.st.com \
--cc=arnd@arndb.de \
--cc=broonie@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=christophe.kerello@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).