From: Larisa Ileana Grigore <larisa.grigore@oss.nxp.com>
To: James Clark <james.clark@linaro.org>, Frank Li <Frank.li@nxp.com>,
Larisa Grigore <larisa.grigore@nxp.com>
Cc: Mark Brown <broonie@kernel.org>,
Clark Wang <xiaoning.wang@nxp.com>,
Fugang Duan <B38611@freescale.com>, Gao Pan <pandy.gao@nxp.com>,
Fugang Duan <fugang.duan@nxp.com>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>,
Ciprianmarian Costea <ciprianmarian.costea@nxp.com>,
s32@nxp.com, linux-spi@vger.kernel.org, imx@lists.linux.dev,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 12/13] dt-bindings: lpspi: Document nxp,lpspi-pincfg property
Date: Fri, 26 Sep 2025 12:46:46 +0300 [thread overview]
Message-ID: <76ce7d78-5870-41c5-9114-9d230caeb2d0@oss.nxp.com> (raw)
In-Reply-To: <05701887-f78c-4de5-b7fa-d34afdb53af9@linaro.org>
On 8/19/2025 12:52 PM, James Clark wrote:
>
>
> On 18/08/2025 4:39 pm, Frank Li wrote:
>> On Mon, Aug 18, 2025 at 03:47:45PM +0100, James Clark wrote:
>>>
>>>
>>> On 14/08/2025 7:19 pm, Frank Li wrote:
>>>> On Thu, Aug 14, 2025 at 05:06:52PM +0100, James Clark wrote:
>>>>> Document the two valid pincfg values and the defaults.
>>>>>
>>>>> Although the hardware supports two more values for half-duplex modes,
>>>>> the driver doesn't support them so don't document them.
>>>>
>>>> binding doc should be first patch before drivers.
>>>>
>>>> binding descript hardware not driver, you should add all regardless if
>>>> driver support it.
>>>>
>>>
>>> Replied to same on "[PATCH 10/13] spi: spi-fsl-lpspi: Add compatible for
>>> S32G"
>>>
>>>>>
>>>>> Signed-off-by: James Clark <james.clark@linaro.org>
>>>>> ---
>>>>> Documentation/devicetree/bindings/spi/spi-fsl-lpspi.yaml | 14 ++
>>>>> ++++++++++++
>>>>> 1 file changed, 14 insertions(+)
>>>>>
>>>>> diff --git a/Documentation/devicetree/bindings/spi/spi-fsl-
>>>>> lpspi.yaml b/Documentation/devicetree/bindings/spi/spi-fsl-lpspi.yaml
>>>>> index ce7bd44ee17e..3f8833911807 100644
>>>>> --- a/Documentation/devicetree/bindings/spi/spi-fsl-lpspi.yaml
>>>>> +++ b/Documentation/devicetree/bindings/spi/spi-fsl-lpspi.yaml
>>>>> @@ -70,6 +70,19 @@ properties:
>>>>> power-domains:
>>>>> maxItems: 1
>>>>>
>>>>> + nxp,pincfg:
>>>>> + description:
>>>>> + 'Pin configuration value for CFGR1.PINCFG.
>>>>> + - "sin-in-sout-out": SIN is used for input data and SOUT
>>>>> is used for
>>>>> + output data
>>>>> + - "sout-in-sin-out": SOUT is used for input data and SIN
>>>>> is used for
>>>>> + output data
>>>>> + If no value is specified then the default is "sin-in-sout-
>>>>> out" for host
>>>>> + mode and "sout-in-sin-out" for target mode.'
>>>>
>>>> why need this? are there varible at difference boards? look like
>>>> default
>>>> is more make sense.
>>>>
>>>
>>> + Larissa. I think this might also be a question for the hardware
>>> designers
>>> about why the feature to swap the pins was deemed worth including.
>>>
>>> I'm assuming the flexibility is given for routing reasons. If you have
>>> another device with the pins in one order then you can route it
>>> without a
>>> via if they happen to be in the same order.
>>
>> DT team need reason to judge if a new property is reasonable/
>> neccesary. You
>> need mention the reason why need this property. Here, some board design
>> swap sin/sout.
>>
>
> Let's wait for Larisa to reply. If there's no board and it was only for
> testing maybe we can drop it.
>
Hello James,
There was no board. You can drop it.
Regards,
Larisa
next prev parent reply other threads:[~2025-09-26 9:46 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-14 16:06 [PATCH 00/13] spi: spi-fsl-lpspi: Generic fixes and support for S32G devices James Clark
2025-08-14 16:06 ` [PATCH 01/13] spi: spi-fsl-lpspi: Fix transmissions when using CONT James Clark
2025-08-14 16:06 ` [PATCH 02/13] spi: spi-fsl-lpspi: Set correct chip-select polarity bit James Clark
2025-08-14 16:49 ` Frank Li
2025-08-18 13:05 ` James Clark
2025-08-18 15:19 ` Frank Li
2025-08-19 8:21 ` James Clark
2025-08-19 14:11 ` Frank Li
2025-08-15 3:37 ` kernel test robot
2025-08-14 16:06 ` [PATCH 03/13] spi: spi-fsl-lpspi: Reset FIFO and disable module on transfer abort James Clark
2025-08-14 16:51 ` Frank Li
2025-08-18 13:17 ` James Clark
2025-08-14 16:06 ` [PATCH 04/13] spi: spi-fsl-lpspi: Clear status register after disabling the module James Clark
2025-08-14 16:58 ` Frank Li
2025-08-18 13:21 ` James Clark
2025-08-14 16:06 ` [PATCH 05/13] spi: spi-fsl-lpspi: Enumerate all pin configuration definitions James Clark
2025-08-14 18:10 ` Frank Li
2025-08-18 13:48 ` James Clark
2025-08-14 16:06 ` [PATCH 06/13] spi: spi-fsl-lpspi: Add DT property to override default pin config James Clark
2025-08-14 16:06 ` [PATCH 07/13] spi: spi-fsl-lpspi: Constify devtype datas James Clark
2025-08-14 18:38 ` Frank Li
2025-08-18 13:50 ` James Clark
2025-08-14 16:06 ` [PATCH 08/13] spi: spi-fsl-lpspi: Make prescale erratum a bool James Clark
2025-08-14 18:36 ` Frank Li
2025-08-18 13:54 ` James Clark
2025-08-14 16:06 ` [PATCH 09/13] spi: spi-fsl-lpspi: Parameterize reading num-cs from hardware James Clark
2025-08-14 18:31 ` Frank Li
2025-08-18 14:22 ` James Clark
2025-08-14 16:06 ` [PATCH 10/13] spi: spi-fsl-lpspi: Add compatible for S32G James Clark
2025-08-14 18:25 ` Frank Li
2025-08-18 14:31 ` James Clark
2025-08-18 15:18 ` Mark Brown
2025-08-19 8:23 ` James Clark
2025-08-18 15:28 ` Frank Li
2025-08-14 16:06 ` [PATCH 11/13] dt-bindings: lpspi: Update maximum num-cs value James Clark
2025-08-14 18:28 ` Frank Li
2025-08-18 13:31 ` James Clark
2025-08-14 20:59 ` Rob Herring
2025-08-18 12:49 ` James Clark
2025-08-14 16:06 ` [PATCH 12/13] dt-bindings: lpspi: Document nxp,lpspi-pincfg property James Clark
2025-08-14 18:19 ` Frank Li
2025-08-18 14:47 ` James Clark
2025-08-18 15:39 ` Frank Li
2025-08-19 9:51 ` James Clark
2025-08-19 14:08 ` Frank Li
2025-08-19 9:52 ` James Clark
2025-09-26 9:46 ` Larisa Ileana Grigore [this message]
2025-08-14 16:06 ` [PATCH 13/13] dt-bindings: lpspi: Document support for S32G James Clark
2025-08-14 18:23 ` Frank Li
2025-08-18 15:00 ` James Clark
2025-08-14 16:40 ` [PATCH 00/13] spi: spi-fsl-lpspi: Generic fixes and support for S32G devices Frank Li
2025-08-14 18:35 ` Mark Brown
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=76ce7d78-5870-41c5-9114-9d230caeb2d0@oss.nxp.com \
--to=larisa.grigore@oss.nxp.com \
--cc=B38611@freescale.com \
--cc=Frank.li@nxp.com \
--cc=broonie@kernel.org \
--cc=ciprianmarian.costea@nxp.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=fugang.duan@nxp.com \
--cc=ghennadi.procopciuc@nxp.com \
--cc=imx@lists.linux.dev \
--cc=james.clark@linaro.org \
--cc=krzk+dt@kernel.org \
--cc=larisa.grigore@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=pandy.gao@nxp.com \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=s32@nxp.com \
--cc=shawnguo@kernel.org \
--cc=xiaoning.wang@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).