From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D4C6148A1 for ; Fri, 18 Feb 2022 15:32:16 +0000 (UTC) Received: by mail-wr1-f47.google.com with SMTP id x5so10360310wrg.13 for ; Fri, 18 Feb 2022 07:32:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=date:from:to:subject:message-id:organization:mime-version :content-transfer-encoding; bh=P9lErvfRMqsjzgJyU2joQv+jFfLJva7YZtX9uTuJR7M=; b=ebZuG8D5P3OEszEFCfbCbZGDW+kppNGFDCBlkBEhZYwPJno/AvmSK7qAk6CM3B8+2C /uXN0pvQoJ1W9Uc288SpKpEybfN4CwWliquyLP1FFOB7SgH+710Sk+TmjAooi6F4tlyM 3dMgqnue9kbn95JdSl0P+9oixbaHIWvJGXr5qsgSEDUhBkanwo6HeXjer66x2oswLQMB XJq5o5PvNCeDwCpFr6kB3TkUgSNWlc0YyRUkulOoBAkM2/ulbT5XVcLY+9jfq/mPJa/E /IvgP23hyEi22RDQIKR8ebEI6FKlqpAxSVffvNL661wt10frFz7w+HSOjgvpQX/HTtbI LS7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:subject:message-id:organization :mime-version:content-transfer-encoding; bh=P9lErvfRMqsjzgJyU2joQv+jFfLJva7YZtX9uTuJR7M=; b=mDq3wxkd7mkvDdgH37ArmxHxqC3oWZIUhgNIM+nRPlFn1O4cRC457AKOfyGcXK29zP N6i45qMVqG0S1n7TZzRCqzeCaQ2b4wuRdSvfoNrvgqvwyOfVjhKLqqsn+BuazeA0VM3Y qtmT4LV8vs7R5wE7m2zrT4quK145u5IqwH4yMn7YygspdzPXqPB+MEHEAL3FzEnWQ+th urqmKcDq2bAgrBo7auNZYtCvOFJ1Ydij9CLh/djL6f0T7yXhcPLJ8+CZLNXwfvdeZD8n bdXy5M6uj6Qkwc5MiDPTDrUwZJH9WoNdBF0F3rg8Gxt/6D9+SYA4aCMKv1Gif9gX6Zkn 6TqA== X-Gm-Message-State: AOAM532wxndal63MbmiJGfncasWI90PGuvjNlYstpNYYCJQtKKRj4Sxd Bc2zZKrL82hTD/vTafpoVEk= X-Google-Smtp-Source: ABdhPJxm/zhJBHUkbsbn14NAHTYAGdXha+JUaqzF+paU4ihLIPernc78JLScteZRW75/1WuLpm96pQ== X-Received: by 2002:adf:82cf:0:b0:1d4:2f04:8c23 with SMTP id 73-20020adf82cf000000b001d42f048c23mr6402136wrc.375.1645198335333; Fri, 18 Feb 2022 07:32:15 -0800 (PST) Received: from cpi ([141.72.243.13]) by smtp.gmail.com with ESMTPSA id y10sm4445426wmi.47.2022.02.18.07.32.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Feb 2022 07:32:14 -0800 (PST) Date: Fri, 18 Feb 2022 16:32:12 +0100 From: Moses Christopher Bollavarapu To: gregkh@linuxfoundation.org, linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org Subject: rtl8192e: use BIT macro instead of left shifting Message-ID: <20220218163212.7103e9e6@cpi> Organization: CarrtotPi X-Mailer: Claws Mail 3.17.8 (GTK+ 2.24.33; x86_64-pc-linux-gnu) Precedence: bulk X-Mailing-List: linux-staging@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: quoted-printable =46rom eaca0dd8fcbe3ff6daf14ea7a532e53acf840790 Mon Sep 17 00:00:00 2001 From: Moses Christopher Bollavarapu Date: Fri, 18 Feb 2022 16:08:16 +0100 Subject: [PATCH] drivers: staging: rtl8192e: use BIT macro instead of left = shifting There is a BIT(nr) macro available in vdso/bits.h which is doing the same left shift operation Example: (1 << 7) =3D=3D BIT(7) Signed-off-by: Moses Christopher Bollavarapu --- drivers/staging/rtl8192e/rtllib_debug.h | 54 +++++++++++++------------ 1 file changed, 28 insertions(+), 26 deletions(-) diff --git a/drivers/staging/rtl8192e/rtllib_debug.h b/drivers/staging/rtl8= 192e/rtllib_debug.h index 9065901636f5..e3e8302945eb 100644 --- a/drivers/staging/rtl8192e/rtllib_debug.h +++ b/drivers/staging/rtl8192e/rtllib_debug.h @@ -7,6 +7,8 @@ #ifndef _RTL_DEBUG_H #define _RTL_DEBUG_H =20 +#include + /* Allow files to override DRV_NAME */ #ifndef DRV_NAME #define DRV_NAME "rtllib_92e" @@ -16,32 +18,32 @@ extern u32 rt_global_debug_component; =20 /* These are the defines for rt_global_debug_component */ enum RTL_DEBUG { - COMP_TRACE =3D (1 << 0), - COMP_DBG =3D (1 << 1), - COMP_INIT =3D (1 << 2), - COMP_RECV =3D (1 << 3), - COMP_POWER =3D (1 << 6), - COMP_SWBW =3D (1 << 8), - COMP_SEC =3D (1 << 9), - COMP_LPS =3D (1 << 10), - COMP_QOS =3D (1 << 11), - COMP_RATE =3D (1 << 12), - COMP_RXDESC =3D (1 << 13), - COMP_PHY =3D (1 << 14), - COMP_DIG =3D (1 << 15), - COMP_TXAGC =3D (1 << 16), - COMP_HALDM =3D (1 << 17), - COMP_POWER_TRACKING =3D (1 << 18), - COMP_CH =3D (1 << 19), - COMP_RF =3D (1 << 20), - COMP_FIRMWARE =3D (1 << 21), - COMP_RESET =3D (1 << 23), - COMP_CMDPKT =3D (1 << 24), - COMP_SCAN =3D (1 << 25), - COMP_PS =3D (1 << 26), - COMP_DOWN =3D (1 << 27), - COMP_INTR =3D (1 << 28), - COMP_ERR =3D (1 << 31) + COMP_TRACE =3D BIT(0), + COMP_DBG =3D BIT(1), + COMP_INIT =3D BIT(2), + COMP_RECV =3D BIT(3), + COMP_POWER =3D BIT(6), + COMP_SWBW =3D BIT(8), + COMP_SEC =3D BIT(9), + COMP_LPS =3D BIT(10), + COMP_QOS =3D BIT(11), + COMP_RATE =3D BIT(12), + COMP_RXDESC =3D BIT(13), + COMP_PHY =3D BIT(14), + COMP_DIG =3D BIT(15), + COMP_TXAGC =3D BIT(16), + COMP_HALDM =3D BIT(17), + COMP_POWER_TRACKING =3D BIT(18), + COMP_CH =3D BIT(19), + COMP_RF =3D BIT(20), + COMP_FIRMWARE =3D BIT(21), + COMP_RESET =3D BIT(23), + COMP_CMDPKT =3D BIT(24), + COMP_SCAN =3D BIT(25), + COMP_PS =3D BIT(26), + COMP_DOWN =3D BIT(27), + COMP_INTR =3D BIT(28), + COMP_ERR =3D BIT(31) }; =20 #define RT_TRACE(component, x, args...) \ --=20 2.30.2