From: Andre Przywara <andre.przywara@arm.com>
To: Icenowy Zheng <uwu@icenowy.me>
Cc: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Chen-Yu Tsai <wens@csie.org>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
Samuel Holland <samuel@sholland.org>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
soc@kernel.org, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev, linux-phy@lists.infradead.org,
linux-usb@vger.kernel.org
Subject: Re: [PATCH v2 06/10] ARM: suniv: add USB-related device nodes
Date: Mon, 24 Oct 2022 15:16:43 +0100 [thread overview]
Message-ID: <20221024151643.23217a25@donnerap.cambridge.arm.com> (raw)
In-Reply-To: <20221012055602.1544944-7-uwu@icenowy.me>
On Wed, 12 Oct 2022 13:55:58 +0800
Icenowy Zheng <uwu@icenowy.me> wrote:
Hi,
> The suniv SoC has a USB OTG controller and a USB PHY like other
> Allwinner SoCs.
>
> Add their device tree node.
Looks alright to me, checked against the manual, also compared against
some other Allwinner USB DT nodes. Also passes the binding and DTB checks.
Just one small question below, but nevertheless:
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
> Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
> ---
> No changes since v1.
>
> arch/arm/boot/dts/suniv-f1c100s.dtsi | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/arch/arm/boot/dts/suniv-f1c100s.dtsi b/arch/arm/boot/dts/suniv-f1c100s.dtsi
> index 0edc1724407b..a01541ba42c5 100644
> --- a/arch/arm/boot/dts/suniv-f1c100s.dtsi
> +++ b/arch/arm/boot/dts/suniv-f1c100s.dtsi
> @@ -133,6 +133,32 @@ mmc1: mmc@1c10000 {
> #size-cells = <0>;
> };
>
> + usb_otg: usb@1c13000 {
> + compatible = "allwinner,suniv-f1c100s-musb";
> + reg = <0x01c13000 0x0400>;
> + clocks = <&ccu CLK_BUS_OTG>;
> + resets = <&ccu RST_BUS_OTG>;
> + interrupts = <26>;
> + interrupt-names = "mc";
> + phys = <&usbphy 0>;
> + phy-names = "usb";
> + extcon = <&usbphy 0>;
> + allwinner,sram = <&otg_sram 1>;
What is this "1" for? I see it all over the other Allwinner SRAM
properties, but can't find any documentation about that number, nor can I
see that it would be used in the code.
Does anyone know?
Cheers,
Andre
> + status = "disabled";
> + };
> +
> + usbphy: phy@1c13400 {
> + compatible = "allwinner,suniv-f1c100s-usb-phy";
> + reg = <0x01c13400 0x10>;
> + reg-names = "phy_ctrl";
> + clocks = <&ccu CLK_USB_PHY0>;
> + clock-names = "usb0_phy";
> + resets = <&ccu RST_USB_PHY0>;
> + reset-names = "usb0_reset";
> + #phy-cells = <1>;
> + status = "disabled";
> + };
> +
> ccu: clock@1c20000 {
> compatible = "allwinner,suniv-f1c100s-ccu";
> reg = <0x01c20000 0x400>;
next prev parent reply other threads:[~2022-10-24 14:16 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-12 5:55 [PATCH v2 00/10] SUNIV USB and PopStick support (and updating mailmap) Icenowy Zheng
2022-10-12 5:55 ` [PATCH v2 01/10] mailmap: update Icenowy Zheng's mail address Icenowy Zheng
2022-10-12 8:31 ` Arnd Bergmann
2022-10-12 8:35 ` Icenowy Zheng
2022-10-12 8:44 ` Arnd Bergmann
2022-10-12 5:55 ` [PATCH v2 02/10] dt-bindings: phy: add binding document for Allwinner F1C100s USB PHY Icenowy Zheng
2022-10-24 14:17 ` Andre Przywara
2022-10-12 5:55 ` [PATCH v2 03/10] dt-bindings: usb: sunxi-musb: add F1C100s MUSB compatible string Icenowy Zheng
2022-10-12 13:08 ` Krzysztof Kozlowski
2022-10-12 5:55 ` [PATCH v2 04/10] phy: sun4i-usb: add support for the USB PHY on F1C100s SoC Icenowy Zheng
2022-10-12 21:21 ` Jernej Škrabec
2022-10-13 8:49 ` Icenowy Zheng
2022-10-13 18:25 ` Jernej Škrabec
2022-10-14 2:56 ` Icenowy Zheng
2022-10-12 5:55 ` [PATCH v2 05/10] musb: sunxi: add support for the F1C100s MUSB controller Icenowy Zheng
2022-10-12 21:24 ` Jernej Škrabec
2022-10-12 5:55 ` [PATCH v2 06/10] ARM: suniv: add USB-related device nodes Icenowy Zheng
2022-10-24 14:16 ` Andre Przywara [this message]
2022-10-24 14:56 ` Icenowy Zheng
2022-10-12 5:55 ` [PATCH v2 07/10] ARM: suniv: f1c100s: enable USB on Lichee Pi Nano Icenowy Zheng
2022-10-12 13:11 ` Krzysztof Kozlowski
2022-10-12 5:56 ` [PATCH v2 08/10] dt-bindings: vendor-prefixes: add Source Parts Icenowy Zheng
2022-10-12 13:08 ` Krzysztof Kozlowski
2022-10-12 5:56 ` [PATCH v2 09/10] dt-binding: arm: sunxi: add compatible strings for PopStick v1.1 Icenowy Zheng
2022-10-12 13:09 ` Krzysztof Kozlowski
2022-10-24 14:17 ` Andre Przywara
2022-10-24 14:54 ` Icenowy Zheng
2022-10-12 5:56 ` [PATCH v2 10/10] ARM: dts: suniv: add device tree " Icenowy Zheng
2022-10-12 9:34 ` Clément Péron
2022-10-12 13:11 ` Krzysztof Kozlowski
2022-10-24 14:56 ` Andre Przywara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221024151643.23217a25@donnerap.cambridge.arm.com \
--to=andre.przywara@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=jernej.skrabec@gmail.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=linux-usb@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=samuel@sholland.org \
--cc=soc@kernel.org \
--cc=uwu@icenowy.me \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox