From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89D2E8C14 for ; Tue, 5 Sep 2023 20:31:23 +0000 (UTC) Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-99c1d03e124so415517266b.2 for ; Tue, 05 Sep 2023 13:31:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1693945881; x=1694550681; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TgTzGf3A5ABFaOAKIOcvbbSGQ+ICpNJmns+q5eLD6Uw=; b=mZQyof/O1c9tJHPPgu/6APN/yCSUA/i8QtBFRmxpvxBskoJ9XbaZPh+xdFWLxJ65FS XOmPVMWyIpmxNt3780cIEmBH1xvW6is1ny6RnFAeRMCgUHCs1ylLxKVGpvFqqXmgcKp7 vf9iddX39yarVzCn2YxK0eI7gceQbVzSH8rjeNYpJlpXMYpsX2+CeUAIu6LZjO1NqukJ tqWVcKLdJ9sSmovFzK7yDJIHJgLfjvLPNldmo4fn0IcDXa9TQkIp+sQroI1S3Ys4r4a2 1qbt1nEuEMuAHut31JycRcMBA31qp0PLV0aodGn9j5joMQ5B5+STXAZQMXiP9szKPGQ6 B2XA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1693945881; x=1694550681; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TgTzGf3A5ABFaOAKIOcvbbSGQ+ICpNJmns+q5eLD6Uw=; b=MMHSrkM7bxcxJPUNAJV+sq2hZ/QKPDdBtioqJsPXrJ61Kfdfx3fJaawwQk6WYG+pra 3Ebo6qIcADzUH83ihvZx/kODeMhPucBJZG0nnkXbDmM1n3LM4YNEEdrrClWyTxB2QORy DdYGQ6WKlREcKXDowwr4x0wfgVOmMPCXxzz2LAsW2Poar9S6HPrnt2C2l/Mp/K3HXWb6 DeRw4jgYXWfwoz7HsP3REi+LvC1WlMJHb/uBh1Y0/0nKvj1LdEhVpZ/XeFh3sUU/HTmX mro4aVrvfR28v7tEuYjPlxbQ/bd4o9VUNf772GSXuxMaB23bBcz4NwxC2FfPOy8nqKV2 Rn+Q== X-Gm-Message-State: AOJu0YzKhzLrvz8qddEZ8pZBN6YOsoDhg/EcbiNu5sCO9sgf/ohGnAhN vMvx+0+33TUi5cNl1sDxFTY= X-Google-Smtp-Source: AGHT+IE8Ds1Fhnf96UooRYa+B+2f6mBXEO1bpMNk1UHPXQ808A78VR9ByCkJN3v1B2Gy1JkrO34TRA== X-Received: by 2002:a17:906:214:b0:9a1:ce57:8e47 with SMTP id 20-20020a170906021400b009a1ce578e47mr665120ejd.68.1693945881305; Tue, 05 Sep 2023 13:31:21 -0700 (PDT) Received: from archlinux.localnet (82-149-12-148.dynamic.telemach.net. [82.149.12.148]) by smtp.gmail.com with ESMTPSA id a25-20020a1709064a5900b0099bd8c1f67esm8124988ejv.109.2023.09.05.13.31.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 Sep 2023 13:31:20 -0700 (PDT) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Inochi Amaoto , Heiko Stuebner , Wei Fu , Pei Chen , Wenhan Chen , Guo Ren , Inochi Amaoto Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v4] riscv: dts: allwinner: d1: Add PMU event node Date: Tue, 05 Sep 2023 22:31:19 +0200 Message-ID: <3760158.kQq0lBPeGt@archlinux> In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" On Monday, August 28, 2023 6:30:22 AM CEST Inochi Amaoto wrote: > D1 has several pmu events supported by opensbi. > These events can be used by perf for profiling. > > Signed-off-by: Inochi Amaoto > Link: https://dl.linux-sunxi.org/D1/Xuantie_C906_R1S0_User_Manual.pdf > Link: > https://github.com/T-head-Semi/openc906/blob/main/C906_RTL_FACTORY/gen_rtl/ > pmu/rtl/aq_hpcp_top.v#L657 Acked-by: Jernej Skrabec What's the status of dependencies? Are they merged? Best regards, Jernej > --- > changed from v3: > 1. remove wrong event mapping of 0x0000a > 2. add reference url of c906 events implementation (D1 only support events > described in R1S0 user manual, but event mapping is the same) > > changed from v2: > 1. move pmu node from /soc to / to avoid warnings when checking. > > The meaning of T-HEAD events can be found in this pending patch: > https://lore.kernel.org/linux-perf-users/IA1PR20MB4953DD82D0116EC291C21777BB > E2A@IA1PR20MB4953.namprd20.prod.outlook.com > > The patch above also provides a example that shows how to setup > environment and use perf with T-HEAD events. > --- > arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 39 +++++++++++++++++++ > 1 file changed, 39 insertions(+) > > diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi > b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi index > 8275630af977..53a984d78e3f 100644 > --- a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi > +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi > @@ -73,4 +73,43 @@ plic: interrupt-controller@10000000 { > #interrupt-cells = <2>; > }; > }; > + > + pmu { > + compatible = "riscv,pmu"; > + riscv,event-to-mhpmcounters = > + <0x00003 0x00003 0x00000008>, > + <0x00004 0x00004 0x00000010>, > + <0x00005 0x00005 0x00000200>, > + <0x00006 0x00006 0x00000100>, > + <0x10000 0x10000 0x00004000>, > + <0x10001 0x10001 0x00008000>, > + <0x10002 0x10002 0x00010000>, > + <0x10003 0x10003 0x00020000>, > + <0x10019 0x10019 0x00000040>, > + <0x10021 0x10021 0x00000020>; > + riscv,event-to-mhpmevent = > + <0x00003 0x00000000 0x00000001>, > + <0x00004 0x00000000 0x00000002>, > + <0x00005 0x00000000 0x00000007>, > + <0x00006 0x00000000 0x00000006>, > + <0x10000 0x00000000 0x0000000c>, > + <0x10001 0x00000000 0x0000000d>, > + <0x10002 0x00000000 0x0000000e>, > + <0x10003 0x00000000 0x0000000f>, > + <0x10019 0x00000000 0x00000004>, > + <0x10021 0x00000000 0x00000003>; > + riscv,raw-event-to-mhpmcounters = > + <0x00000000 0x00000001 0xffffffff 0xffffffff 0x00000008>, > + <0x00000000 0x00000002 0xffffffff 0xffffffff 0x00000010>, > + <0x00000000 0x00000003 0xffffffff 0xffffffff 0x00000020>, > + <0x00000000 0x00000004 0xffffffff 0xffffffff 0x00000040>, > + <0x00000000 0x00000005 0xffffffff 0xffffffff 0x00000080>, > + <0x00000000 0x00000006 0xffffffff 0xffffffff 0x00000100>, > + <0x00000000 0x00000007 0xffffffff 0xffffffff 0x00000200>, > + <0x00000000 0x0000000b 0xffffffff 0xffffffff 0x00002000>, > + <0x00000000 0x0000000c 0xffffffff 0xffffffff 0x00004000>, > + <0x00000000 0x0000000d 0xffffffff 0xffffffff 0x00008000>, > + <0x00000000 0x0000000e 0xffffffff 0xffffffff 0x00010000>, > + <0x00000000 0x0000000f 0xffffffff 0xffffffff 0x00020000>; > + }; > }; > -- > 2.42.0