From: Bryan Wu <pengw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
To: hansverk-FYB4Gu1CFyUAvxtiuMwx3w@public.gmane.org,
linux-media-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Cc: ebrower-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
jbang-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
davidw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
bmurthyv-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
Subject: [PATCH 2/3] ARM64: add tegra-vi support in T210 device-tree
Date: Wed, 11 Nov 2015 11:50:47 -0800 [thread overview]
Message-ID: <1447271448-30056-3-git-send-email-pengw@nvidia.com> (raw)
In-Reply-To: <1447271448-30056-1-git-send-email-pengw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Following device tree support for Tegra VI now:
- "vi" node which might have 6 ports/endpoints
- in TPG mode, "vi" node don't need to define any ports/endpoints
- ports/endpoints defines the link between VI and external sensors.
Signed-off-by: Bryan Wu <pengw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
---
arch/arm64/boot/dts/nvidia/tegra210-p2571.dts | 8 ++
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 174 +++++++++++++++++++++++++-
2 files changed, 181 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p2571.dts b/arch/arm64/boot/dts/nvidia/tegra210-p2571.dts
index 50a3582..c573546 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210-p2571.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra210-p2571.dts
@@ -7,6 +7,14 @@
model = "NVIDIA Tegra210 P2571 reference board";
compatible = "nvidia,p2571", "nvidia,tegra210";
+ host1x@0,50000000 {
+ vi@0,54080000 {
+ status = "okay";
+
+ avdd-dsi-csi-supply = <&vdd_dsi_csi>;
+ };
+ };
+
pinmux: pinmux@0,700008d4 {
pinctrl-names = "boot";
pinctrl-0 = <&state_boot>;
diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 8048fc5..57ffc28 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -123,9 +123,181 @@
vi@0,54080000 {
compatible = "nvidia,tegra210-vi";
- reg = <0x0 0x54080000 0x0 0x00040000>;
+ reg = <0x0 0x54080000 0x0 0x800>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled";
+ clocks = <&tegra_car TEGRA210_CLK_VI>,
+ <&tegra_car TEGRA210_CLK_CSI>,
+ <&tegra_car TEGRA210_CLK_PLL_C>;
+ clock-names = "vi", "csi", "parent";
+ resets = <&tegra_car 20>;
+ reset-names = "vi";
+
+ power-domains = <&pmc TEGRA_POWERGATE_VENC>;
+
+ iommus = <&mc TEGRA_SWGROUP_VI>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+
+ vi_in0: endpoint {
+ remote-endpoint = <&csi_out0>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+
+ vi_in1: endpoint {
+ remote-endpoint = <&csi_out1>;
+ };
+ };
+ port@2 {
+ reg = <2>;
+
+ vi_in2: endpoint {
+ remote-endpoint = <&csi_out2>;
+ };
+ };
+ port@3 {
+ reg = <3>;
+
+ vi_in3: endpoint {
+ remote-endpoint = <&csi_out3>;
+ };
+ };
+ port@4 {
+ reg = <4>;
+
+ vi_in4: endpoint {
+ remote-endpoint = <&csi_out4>;
+ };
+ };
+ port@5 {
+ reg = <5>;
+
+ vi_in5: endpoint {
+ remote-endpoint = <&csi_out5>;
+ };
+ };
+
+ };
+ };
+
+ csi@0,54080838 {
+ compatible = "nvidia,tegra210-csi";
+ reg = <0x0 0x54080838 0x0 0x700>;
+ clocks = <&tegra_car TEGRA210_CLK_CILAB>;
+ clock-names = "cil";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in0: endpoint@0 {
+ reg = <0x0>;
+ };
+ csi_out0: endpoint@1 {
+ reg = <0x1>;
+ remote-endpoint = <&vi_in0>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in1: endpoint@0 {
+ reg = <0>;
+ };
+ csi_out1: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vi_in1>;
+ };
+ };
+ };
+ };
+
+ csi@1,54081038 {
+ compatible = "nvidia,tegra210-csi";
+ reg = <0x0 0x54081038 0x0 0x700>;
+ clocks = <&tegra_car TEGRA210_CLK_CILCD>;
+ clock-names = "cil";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@2 {
+ reg = <2>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in2: endpoint@0 {
+ reg = <0>;
+ };
+
+ csi_out2: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vi_in2>;
+ };
+ };
+ port@3 {
+ reg = <3>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in3: endpoint@0 {
+ reg = <0>;
+ };
+
+ csi_out3: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vi_in3>;
+ };
+ };
+ };
+ };
+
+ csi@2,54081838 {
+ compatible = "nvidia,tegra210-csi";
+ reg = <0x0 0x54081838 0x0 0x700>;
+ clocks = <&tegra_car TEGRA210_CLK_CILE>;
+ clock-names = "cil";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@4 {
+ reg = <4>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in4: endpoint@0 {
+ reg = <0>;
+ };
+ csi_out4: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vi_in4>;
+ };
+ };
+ port@5 {
+ reg = <5>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ csi_in5: endpoint@0 {
+ reg = <0>;
+ };
+ csi_out5: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vi_in5>;
+ };
+ };
+ };
};
tsec@0,54100000 {
--
2.1.4
next prev parent reply other threads:[~2015-11-11 19:50 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-11-11 19:50 [PATCH 0/3 RFC v5] media: platform: add NVIDIA Tegra VI driver Bryan Wu
2015-11-11 19:50 ` [PATCH 1/3] [media] v4l: tegra: Add " Bryan Wu
[not found] ` <1447271448-30056-2-git-send-email-pengw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2015-12-10 10:13 ` Hans Verkuil
[not found] ` <1447271448-30056-1-git-send-email-pengw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2015-11-11 19:50 ` Bryan Wu [this message]
2015-11-11 19:50 ` [PATCH 3/3] Documentation: DT bindings: add VI and CSI bindings Bryan Wu
-- strict thread matches above, loose matches on Subject: below --
2015-09-23 1:30 [PATCH 0/3 RFC v3] media: platform: add NVIDIA Tegra VI driver Bryan Wu
2015-09-23 1:30 ` [PATCH 2/3] ARM64: add tegra-vi support in T210 device-tree Bryan Wu
[not found] <1442861755-22743-1-git-send-email-pengw@nvidia.com>
[not found] ` <1442861755-22743-3-git-send-email-pengw@nvidia.com>
[not found] ` <20150922121730.GC1417@ulmo.nvidia.com>
[not found] ` <20150922121730.GC1417-AwZRO8vwLAwmlAP/+Wk3EA@public.gmane.org>
2015-09-23 1:26 ` Bryan Wu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1447271448-30056-3-git-send-email-pengw@nvidia.com \
--to=pengw-ddmlm1+adcrqt0dzr+alfa@public.gmane.org \
--cc=bmurthyv-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=davidw-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=ebrower-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=hansverk-FYB4Gu1CFyUAvxtiuMwx3w@public.gmane.org \
--cc=jbang-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=linux-media-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).