From: Dmitry Osipenko <digetx@gmail.com>
To: Thierry Reding <thierry.reding@gmail.com>,
Jonathan Hunter <jonathanh@nvidia.com>,
Peter De Schrijver <pdeschrijver@nvidia.com>,
Prashant Gaikwad <pgaikwad@nvidia.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>
Cc: linux-clk@vger.kernel.org, linux-tegra@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v1 2/3] clk: tegra: Add more rates to Tegra30 PLLX frequency table
Date: Thu, 30 Aug 2018 22:20:44 +0300 [thread overview]
Message-ID: <20180830192045.11017-3-digetx@gmail.com> (raw)
In-Reply-To: <20180830192045.11017-1-digetx@gmail.com>
Add more predefined rates to the PLLX table, allowing to lower the rate
down to 312MHz. This gives more variations of frequency selection to the
CPUFREQ driver.
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
---
drivers/clk/tegra/clk-tegra30.c | 42 +++++++++++++++++++++++++++++++++
1 file changed, 42 insertions(+)
diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c
index c4b78316ba8a..0f8797ca39e2 100644
--- a/drivers/clk/tegra/clk-tegra30.c
+++ b/drivers/clk/tegra/clk-tegra30.c
@@ -342,6 +342,48 @@ static struct tegra_clk_pll_freq_table pll_x_freq_table[] = {
{ 16800000, 1000000000, 833, 14, 1, 8 }, /* actual: 999.6 MHz */
{ 19200000, 1000000000, 625, 12, 1, 8 },
{ 26000000, 1000000000, 1000, 26, 1, 8 },
+ /* 912 MHz */
+ { 12000000, 912000000, 912, 12, 1, 8 },
+ { 13000000, 912000000, 912, 13, 1, 8 },
+ { 16800000, 912000000, 760, 14, 1, 8 },
+ { 19200000, 912000000, 760, 16, 1, 8 },
+ { 26000000, 912000000, 912, 26, 1, 8 },
+ /* 816 MHz */
+ { 12000000, 816000000, 816, 12, 1, 8 },
+ { 13000000, 816000000, 816, 13, 1, 8 },
+ { 16800000, 816000000, 680, 14, 1, 8 },
+ { 19200000, 816000000, 680, 16, 1, 8 },
+ { 26000000, 816000000, 816, 26, 1, 8 },
+ /* 760 MHz */
+ { 12000000, 760000000, 760, 12, 1, 8 },
+ { 13000000, 760000000, 760, 13, 1, 8 },
+ { 16800000, 760000000, 950, 21, 1, 8 },
+ { 19200000, 760000000, 950, 24, 1, 8 },
+ { 26000000, 760000000, 760, 26, 1, 8 },
+ /* 750 MHz */
+ { 12000000, 750000000, 750, 12, 1, 8 },
+ { 13000000, 750000000, 750, 13, 1, 8 },
+ { 16800000, 750000000, 625, 14, 1, 8 },
+ { 19200000, 750000000, 625, 16, 1, 8 },
+ { 26000000, 750000000, 750, 26, 1, 8 },
+ /* 608 MHz */
+ { 12000000, 608000000, 608, 12, 1, 8 },
+ { 13000000, 608000000, 608, 13, 1, 8 },
+ { 16800000, 608000000, 760, 21, 1, 8 },
+ { 19200000, 608000000, 380, 12, 1, 8 },
+ { 26000000, 608000000, 608, 26, 1, 8 },
+ /* 456 MHz */
+ { 12000000, 456000000, 456, 12, 1, 8 },
+ { 13000000, 456000000, 456, 13, 1, 8 },
+ { 16800000, 456000000, 380, 15, 1, 8 },
+ { 19200000, 456000000, 380, 14, 1, 8 },
+ { 26000000, 456000000, 456, 26, 1, 8 },
+ /* 312 MHz */
+ { 12000000, 312000000, 312, 12, 1, 8 },
+ { 13000000, 312000000, 312, 13, 1, 8 },
+ { 16800000, 312000000, 260, 14, 1, 8 },
+ { 19200000, 312000000, 260, 16, 1, 8 },
+ { 26000000, 312000000, 312, 26, 1, 8 },
{ 0, 0, 0, 0, 0, 0 },
};
--
2.18.0
next prev parent reply other threads:[~2018-08-30 19:20 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-08-30 19:20 [PATCH v1 0/3] CPU clock changes for Tegra20/30 Dmitry Osipenko
2018-08-30 19:20 ` [PATCH v1 1/3] clk: tegra: Convert CCLKG mux to mux + clock divider on Tegra30 Dmitry Osipenko
2018-10-17 8:53 ` Jon Hunter
2018-10-17 12:27 ` Dmitry Osipenko
2018-08-30 19:20 ` Dmitry Osipenko [this message]
2018-10-17 8:59 ` [PATCH v1 2/3] clk: tegra: Add more rates to Tegra30 PLLX frequency table Jon Hunter
2018-10-17 12:14 ` Dmitry Osipenko
2018-08-30 19:20 ` [PATCH v1 3/3] clk: tegra: Poll PLLX lock-status on resume from suspend on Tegra20/30 Dmitry Osipenko
2018-10-16 22:29 ` [PATCH v1 0/3] CPU clock changes for Tegra20/30 Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180830192045.11017-3-digetx@gmail.com \
--to=digetx@gmail.com \
--cc=jonathanh@nvidia.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=pdeschrijver@nvidia.com \
--cc=pgaikwad@nvidia.com \
--cc=sboyd@kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).