From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-20.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 16E57C433F5 for ; Tue, 21 Sep 2021 11:28:33 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id EC7EE611EF for ; Tue, 21 Sep 2021 11:28:32 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232484AbhIULaA (ORCPT ); Tue, 21 Sep 2021 07:30:00 -0400 Received: from mail-dm6nam10on2051.outbound.protection.outlook.com ([40.107.93.51]:7713 "EHLO NAM10-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S232414AbhIUL3x (ORCPT ); Tue, 21 Sep 2021 07:29:53 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=REJwaw3yYcYPLpFTA0PBAISSWrUPM/PekFrhMv8joXxpfWDmvuc4ZtK1MwhbwkVtkZouXjt0LRqn7/lwfKCknl65vTmyx42KQ77nHA6qOgG5NJhXLncIL5KDvbnHJ1+DAxvE6LYczkNSGgA273XooK+JU9VmmO5jInjERBzek63CoZuY7gmora+0PsdLZXFci9DQh3SVpDb3RYIVS+U39FSO6XGnCA6t1dTtcnve1/ivQ4oqDC0+moErrSXBL0n33vtBsLeee8YX94zENPkNS8BTTlq5RGi+3SL3xhndd7QhLT+AsBc0aLgOnp6w/bAEdWAYkC+zBMoTgt1em1u7JA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=cdL+ucw765YydZvZncLSXIWbVQBqF5vIlmC9GirlczI=; b=Apxcoyw9sW/nDtxVXki6lX+RbXhRZjOq+0vZsibtfVd2/JG5LDyAdoyGL/QluwjG8zBDfJeikifkJny8bg88kgm/tzX4rLfG7azkxAdNlULuvojBhhW3n6AUfRJYgsifAnAmjDEPSaB6d9jRZvoP6dUUfsI9Nj/MpV/K7ZpEKc76/7Va0GQBuXObosAVR448wBuYbTe8lUKJWck3xaWMEEcN6LqXQIda599aQEnQkgyXyN3I3eJYtB3LCTo+bauuJvSybKFUr7Ucx2rhUhU2VFNB2+8zwJLWfd7i3y/jkFIgMcwDhZQzGc4952RRIwEJWYy1Vg2EcnonJ5Vmxkgw4w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.32) smtp.rcpttodomain=canonical.com smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cdL+ucw765YydZvZncLSXIWbVQBqF5vIlmC9GirlczI=; b=SYOVtFNkbHtt2dHIYzap2APL0nu3Hb6nVUYOdgKWcf/5uat+2bvaCVSW4FIQWryh6YTSyVxsjDST66eq+d615XXemZ3ILNY5wjSbfgWTLIRc7UZzfkCNvbouvPPSylFdojCpTw3BH9siCZnYQGybaigdy6LqTaj26TeaEUvaHqwsDFkRUmkgjkuirsRiZDVQlIYJJzVg3A1fpaEJyz1enQGIz54qV5nrw0DFzBOfUyCVphkDXpp12hukyYEzmVAyMzB9sbRzv1k+8YjaCOGAQz2yw7/TwfNRe/60WoKLb8whbH2z+ykRrHD5oOuDGfZWmZW61QDRqRkWzuJXigVLVw== Received: from BN6PR17CA0027.namprd17.prod.outlook.com (2603:10b6:405:75::16) by BN8PR12MB3108.namprd12.prod.outlook.com (2603:10b6:408:40::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4523.16; Tue, 21 Sep 2021 11:28:24 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:405:75:cafe::75) by BN6PR17CA0027.outlook.office365.com (2603:10b6:405:75::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4523.14 via Frontend Transport; Tue, 21 Sep 2021 11:28:24 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.32) smtp.mailfrom=nvidia.com; canonical.com; dkim=none (message not signed) header.d=none;canonical.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.32 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.32; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.32) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4523.14 via Frontend Transport; Tue, 21 Sep 2021 11:28:23 +0000 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 21 Sep 2021 04:28:23 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 21 Sep 2021 11:28:22 +0000 Received: from dhcp-10-19-66-63.nvidia.com (172.20.187.5) by mail.nvidia.com (172.20.187.15) with Microsoft SMTP Server id 15.0.1497.18 via Frontend Transport; Tue, 21 Sep 2021 04:28:18 -0700 From: Bitan Biswas To: , , , , , , , CC: , , , , , , Bitan Biswas Subject: [PATCH V1 3/3] dt-bindings: tegra: clock,memory,thermal: add header Copyright Date: Tue, 21 Sep 2021 04:27:16 -0700 Message-ID: <20210921112716.3007-4-bbiswas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210921112716.3007-1-bbiswas@nvidia.com> References: <20210921112716.3007-1-bbiswas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 816df949-4e5f-44f9-ba99-08d97cf2ec76 X-MS-TrafficTypeDiagnostic: BN8PR12MB3108: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:5797; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: a6MwCtU6Wah/jXFeVnlp1YVuKFlYENiJAl31lfd0DGxaGMyNQDgUoTV/gVGTP7++kBvDAoAn3J+Lr5b/BK2ZRVz3nrGRGEltQpQ6ngLGqvUBd4aUC2m2HgYXNq76f7GA+bXJiQxytKoqsfn3FTc+sjvM6+b/ArOYKEAIP/tl5xP4C3BsEA/+u59XSjg0sgwYHm3bMRUuI5/P+jS4GOeqEUs74jXbU5z+iVqekFyh83mPl5whuTIcUIYsPuolV+xkd5tAoWiIY/UzIinx45bLYteWga6w3doz5B3qqXSYanfv759OwD4s7FARlV0jrwI+OaxNZbMkvq6nYKCX0BFNqYGihtgajuXFN1sba9UlctM0myhollgwuh6cN7suBIRd1sxdxJUX2+YCERfZjHNDqGpF6lsCnxWnwUN4Y/+N66WiM5IS0v4Lk+v2SwJceJfnfFqWTR3rvywVxD/+ykw1in6lHJr+AkafBY3rEtB8HeNGQGCoMcs4sf6r+fWndhnwiiIiC4YolvTX/CBi4sFrF2T7D2DiueslZgitaXojwF4xCSpJFEvU0h4fo6BRBOuF09o8rff0P+PKKgqXaFVmNRIvnrPZqqM+6ci6Qwt66f0qBif08HCDKoYvbPHT8rahLV3OclQ8CaWdc+xBikjSrHqj1HiK9uFVrnr+PPEGFTyhFoV8p6cYqvIOtgoBDXAhQk/ZyjEQ8ZxmDO0AL7VGTg== X-Forefront-Antispam-Report: CIP:216.228.112.32;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:schybrid01.nvidia.com;CAT:NONE;SFS:(4636009)(36840700001)(46966006)(7636003)(1076003)(426003)(2616005)(107886003)(36860700001)(83380400001)(110136005)(356005)(508600001)(47076005)(54906003)(316002)(7696005)(86362001)(4326008)(2906002)(336012)(70206006)(30864003)(5660300002)(36756003)(186003)(70586007)(26005)(8936002)(7416002)(8676002)(82310400003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Sep 2021 11:28:23.8510 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 816df949-4e5f-44f9-ba99-08d97cf2ec76 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.112.32];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN8PR12MB3108 Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org Add Copyright for below Tegra dt-bindings headers: 1. clock 2. gpio 3. mailbox 4. memory 5. thermal 6. reset 7. pinctrl Signed-off-by: Bitan Biswas --- include/dt-bindings/clock/tegra114-car.h | 4 ++++ include/dt-bindings/clock/tegra124-car-common.h | 4 ++++ include/dt-bindings/clock/tegra124-car.h | 4 ++++ include/dt-bindings/clock/tegra186-clock.h | 6 ++++++ include/dt-bindings/clock/tegra20-car.h | 4 ++++ include/dt-bindings/clock/tegra210-car.h | 4 ++++ include/dt-bindings/clock/tegra30-car.h | 4 ++++ include/dt-bindings/gpio/tegra-gpio.h | 4 ++++ include/dt-bindings/gpio/tegra186-gpio.h | 4 ++++ include/dt-bindings/mailbox/tegra186-hsp.h | 4 ++++ include/dt-bindings/memory/tegra114-mc.h | 6 ++++++ include/dt-bindings/memory/tegra124-mc.h | 6 ++++++ include/dt-bindings/memory/tegra186-mc.h | 6 ++++++ include/dt-bindings/memory/tegra194-mc.h | 6 ++++++ include/dt-bindings/memory/tegra210-mc.h | 6 ++++++ include/dt-bindings/memory/tegra30-mc.h | 6 ++++++ include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h | 6 ++++++ include/dt-bindings/reset/tegra124-car.h | 4 ++++ include/dt-bindings/reset/tegra210-car.h | 4 ++++ include/dt-bindings/thermal/tegra124-soctherm.h | 4 ++++ include/dt-bindings/thermal/tegra186-bpmp-thermal.h | 4 ++++ include/dt-bindings/thermal/tegra194-bpmp-thermal.h | 4 ++++ 22 files changed, 104 insertions(+) diff --git a/include/dt-bindings/clock/tegra114-car.h b/include/dt-bindings/clock/tegra114-car.h index a93426f008ac..baff21e53a7d 100644 --- a/include/dt-bindings/clock/tegra114-car.h +++ b/include/dt-bindings/clock/tegra114-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2013-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Hiroshi Doyu + * * This header provides constants for binding nvidia,tegra114-car. * * The first 160 clocks are numbered to match the bits in the CAR's CLK_OUT_ENB diff --git a/include/dt-bindings/clock/tegra124-car-common.h b/include/dt-bindings/clock/tegra124-car-common.h index c59f9de01b4d..67fd0310284a 100644 --- a/include/dt-bindings/clock/tegra124-car-common.h +++ b/include/dt-bindings/clock/tegra124-car-common.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2015-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Paul Walmsley + * * This header provides constants for binding nvidia,tegra124-car or * nvidia,tegra132-car. * diff --git a/include/dt-bindings/clock/tegra124-car.h b/include/dt-bindings/clock/tegra124-car.h index c520ee231950..65cbc62ae1bb 100644 --- a/include/dt-bindings/clock/tegra124-car.h +++ b/include/dt-bindings/clock/tegra124-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2013-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Peter De Schrijver + * * This header provides Tegra124-specific constants for binding * nvidia,tegra124-car. */ diff --git a/include/dt-bindings/clock/tegra186-clock.h b/include/dt-bindings/clock/tegra186-clock.h index d6b525f4566f..10ef3eda17f6 100644 --- a/include/dt-bindings/clock/tegra186-clock.h +++ b/include/dt-bindings/clock/tegra186-clock.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2016-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Joseph Lo + * + */ /** @file */ #ifndef _MACH_T186_CLK_T186_H diff --git a/include/dt-bindings/clock/tegra20-car.h b/include/dt-bindings/clock/tegra20-car.h index fe541f627965..85b3930bcae7 100644 --- a/include/dt-bindings/clock/tegra20-car.h +++ b/include/dt-bindings/clock/tegra20-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2013-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Hiroshi Doyu + * * This header provides constants for binding nvidia,tegra20-car. * * The first 96 clocks are numbered to match the bits in the CAR's CLK_OUT_ENB diff --git a/include/dt-bindings/clock/tegra210-car.h b/include/dt-bindings/clock/tegra210-car.h index 9cfcc3baa52c..34cd79c35b36 100644 --- a/include/dt-bindings/clock/tegra210-car.h +++ b/include/dt-bindings/clock/tegra210-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2015-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * * This header provides constants for binding nvidia,tegra210-car. * * The first 224 clocks are numbered to match the bits in the CAR's CLK_OUT_ENB diff --git a/include/dt-bindings/clock/tegra30-car.h b/include/dt-bindings/clock/tegra30-car.h index f193663e6f28..707f2de4f0b1 100644 --- a/include/dt-bindings/clock/tegra30-car.h +++ b/include/dt-bindings/clock/tegra30-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2013-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Hiroshi Doyu + * * This header provides constants for binding nvidia,tegra30-car. * * The first 130 clocks are numbered to match the bits in the CAR's CLK_OUT_ENB diff --git a/include/dt-bindings/gpio/tegra-gpio.h b/include/dt-bindings/gpio/tegra-gpio.h index 7625dbc577c2..bf62c1194ae2 100644 --- a/include/dt-bindings/gpio/tegra-gpio.h +++ b/include/dt-bindings/gpio/tegra-gpio.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2013-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Stephen Warren + * * This header provides constants for binding nvidia,tegra*-gpio. * * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below diff --git a/include/dt-bindings/gpio/tegra186-gpio.h b/include/dt-bindings/gpio/tegra186-gpio.h index af0d9583be70..5e08cb581a00 100644 --- a/include/dt-bindings/gpio/tegra186-gpio.h +++ b/include/dt-bindings/gpio/tegra186-gpio.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2016-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Stephen Warren + * * This header provides constants for binding nvidia,tegra186-gpio*. * * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below diff --git a/include/dt-bindings/mailbox/tegra186-hsp.h b/include/dt-bindings/mailbox/tegra186-hsp.h index 3bdec7a84d35..dbfeab92068b 100644 --- a/include/dt-bindings/mailbox/tegra186-hsp.h +++ b/include/dt-bindings/mailbox/tegra186-hsp.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2016-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Joseph Lo + * * This header provides constants for binding nvidia,tegra186-hsp. */ diff --git a/include/dt-bindings/memory/tegra114-mc.h b/include/dt-bindings/memory/tegra114-mc.h index dfe99c8a5ba5..1a2d16853847 100644 --- a/include/dt-bindings/memory/tegra114-mc.h +++ b/include/dt-bindings/memory/tegra114-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA114_MC_H #define DT_BINDINGS_MEMORY_TEGRA114_MC_H diff --git a/include/dt-bindings/memory/tegra124-mc.h b/include/dt-bindings/memory/tegra124-mc.h index 7e73bb400eca..8a7abf2325b6 100644 --- a/include/dt-bindings/memory/tegra124-mc.h +++ b/include/dt-bindings/memory/tegra124-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA124_MC_H #define DT_BINDINGS_MEMORY_TEGRA124_MC_H diff --git a/include/dt-bindings/memory/tegra186-mc.h b/include/dt-bindings/memory/tegra186-mc.h index be313d3790ae..283ea29bf426 100644 --- a/include/dt-bindings/memory/tegra186-mc.h +++ b/include/dt-bindings/memory/tegra186-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2017-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA186_MC_H #define DT_BINDINGS_MEMORY_TEGRA186_MC_H diff --git a/include/dt-bindings/memory/tegra194-mc.h b/include/dt-bindings/memory/tegra194-mc.h index 16bb62bf8166..30182fd94f0f 100644 --- a/include/dt-bindings/memory/tegra194-mc.h +++ b/include/dt-bindings/memory/tegra194-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2020-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA194_MC_H #define DT_BINDINGS_MEMORY_TEGRA194_MC_H diff --git a/include/dt-bindings/memory/tegra210-mc.h b/include/dt-bindings/memory/tegra210-mc.h index 5e082547f179..c4e3ba88f77b 100644 --- a/include/dt-bindings/memory/tegra210-mc.h +++ b/include/dt-bindings/memory/tegra210-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2015-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA210_MC_H #define DT_BINDINGS_MEMORY_TEGRA210_MC_H diff --git a/include/dt-bindings/memory/tegra30-mc.h b/include/dt-bindings/memory/tegra30-mc.h index 930f708aca17..4972cf7e3cf2 100644 --- a/include/dt-bindings/memory/tegra30-mc.h +++ b/include/dt-bindings/memory/tegra30-mc.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef DT_BINDINGS_MEMORY_TEGRA30_MC_H #define DT_BINDINGS_MEMORY_TEGRA30_MC_H diff --git a/include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h b/include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h index ac63c399b4b6..a3ee0772fa36 100644 --- a/include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h +++ b/include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h @@ -1,4 +1,10 @@ /* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * + */ #ifndef _DT_BINDINGS_PINCTRL_TEGRA_XUSB_H #define _DT_BINDINGS_PINCTRL_TEGRA_XUSB_H 1 diff --git a/include/dt-bindings/reset/tegra124-car.h b/include/dt-bindings/reset/tegra124-car.h index 97d2f3db82bf..7e050ccad994 100644 --- a/include/dt-bindings/reset/tegra124-car.h +++ b/include/dt-bindings/reset/tegra124-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2015-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Paul Walmsley + * * This header provides Tegra124-specific constants for binding * nvidia,tegra124-car. */ diff --git a/include/dt-bindings/reset/tegra210-car.h b/include/dt-bindings/reset/tegra210-car.h index 9dc84ec76301..70388558fb6c 100644 --- a/include/dt-bindings/reset/tegra210-car.h +++ b/include/dt-bindings/reset/tegra210-car.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2017-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Peter De Schrijver + * * This header provides Tegra210-specific constants for binding * nvidia,tegra210-car. */ diff --git a/include/dt-bindings/thermal/tegra124-soctherm.h b/include/dt-bindings/thermal/tegra124-soctherm.h index 444c7bdde146..9eae79d61b6d 100644 --- a/include/dt-bindings/thermal/tegra124-soctherm.h +++ b/include/dt-bindings/thermal/tegra124-soctherm.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Mikko Perttunen + * * This header provides constants for binding nvidia,tegra124-soctherm. */ diff --git a/include/dt-bindings/thermal/tegra186-bpmp-thermal.h b/include/dt-bindings/thermal/tegra186-bpmp-thermal.h index fe9f5043c7b9..77e98b083424 100644 --- a/include/dt-bindings/thermal/tegra186-bpmp-thermal.h +++ b/include/dt-bindings/thermal/tegra186-bpmp-thermal.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* + * Copyright (c) 2017-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Mikko Perttunen + * * This header provides constants for binding nvidia,tegra186-bpmp-thermal. */ diff --git a/include/dt-bindings/thermal/tegra194-bpmp-thermal.h b/include/dt-bindings/thermal/tegra194-bpmp-thermal.h index debea44bf115..fdaf5f3af2b2 100644 --- a/include/dt-bindings/thermal/tegra194-bpmp-thermal.h +++ b/include/dt-bindings/thermal/tegra194-bpmp-thermal.h @@ -1,5 +1,9 @@ /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* + * Copyright (c) 2018-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. + * + * Author: Thierry Reding + * * This header provides constants for binding nvidia,tegra194-bpmp-thermal. */ -- 2.17.1