From: Svyatoslav Ryhel <clamor95@gmail.com>
To: Thierry Reding <thierry.reding@gmail.com>,
Thierry Reding <treding@nvidia.com>,
Jonathan Hunter <jonathanh@nvidia.com>,
Prashant Gaikwad <pgaikwad@nvidia.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
"Rafael J. Wysocki" <rafael@kernel.org>,
Viresh Kumar <viresh.kumar@linaro.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
Svyatoslav Ryhel <clamor95@gmail.com>
Cc: linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-clk@vger.kernel.org, linux-pm@vger.kernel.org
Subject: [PATCH v2 0/3] clk: tegra: add DFLL support for Tegra 4
Date: Mon, 14 Jul 2025 11:17:10 +0300 [thread overview]
Message-ID: <20250714081713.8409-1-clamor95@gmail.com> (raw)
DFLL is a dedicated clock source for the Fast CPU. The DFLL is based on
a ring oscillator and translates voltage changes into frequency
compensation changes needed to prevent the CPU from failing and is
essential for correct CPU frequency scaling.
---
Changes in v2:
- dropped 'drivers:' from commit title
- aligned naming to Tegra114
---
Svyatoslav Ryhel (3):
drivers: cpufreq: add Tegra114 support
clk: tegra: add DFLL support for Tegra114
ARM: tegra: Add DFLL clock support on Tegra114
arch/arm/boot/dts/nvidia/tegra114.dtsi | 34 +++++++
drivers/clk/tegra/Kconfig | 2 +-
drivers/clk/tegra/clk-tegra114.c | 30 +++++-
drivers/clk/tegra/clk-tegra124-dfll-fcpu.c | 104 +++++++++++++++++++++
drivers/clk/tegra/clk.h | 2 -
drivers/cpufreq/cpufreq-dt-platdev.c | 1 +
drivers/cpufreq/tegra124-cpufreq.c | 5 +-
include/dt-bindings/reset/tegra114-car.h | 13 +++
8 files changed, 182 insertions(+), 9 deletions(-)
create mode 100644 include/dt-bindings/reset/tegra114-car.h
--
2.48.1
next reply other threads:[~2025-07-14 8:17 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-14 8:17 Svyatoslav Ryhel [this message]
2025-07-14 8:17 ` [PATCH v2 1/3] drivers: cpufreq: add Tegra114 support Svyatoslav Ryhel
2025-07-14 8:17 ` [PATCH v2 2/3] clk: tegra: add DFLL support for Tegra114 Svyatoslav Ryhel
2025-07-14 8:17 ` [PATCH v2 3/3] ARM: tegra: Add DFLL clock support on Tegra114 Svyatoslav Ryhel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250714081713.8409-1-clamor95@gmail.com \
--to=clamor95@gmail.com \
--cc=jonathanh@nvidia.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=pgaikwad@nvidia.com \
--cc=rafael@kernel.org \
--cc=sboyd@kernel.org \
--cc=thierry.reding@gmail.com \
--cc=treding@nvidia.com \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).