From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 74B2627280A for ; Thu, 5 Mar 2026 06:21:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772691665; cv=none; b=QaS87WrcCVyYBgn7ILx7mvjhvow3EcuQjAA3kvioHaggBDiag/IwX0xx9goYONd593BEDL806KlTz8nUcWzgSO8qOvnxrcwCmhPIbxOD431yLmNEAHGTjIaTFHGSwt6gTt0gGAUco02K3AOEZy/FPbvW/PBHBEuynGFZVsEAGII= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772691665; c=relaxed/simple; bh=+S/OPWfD8jiRnySHXDwKPl0Gx38XUkXnA2tMQyqcytY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ODngwmpW1cKfFTOlaUvxhi6vnMqSboPagrFy+a1YLBPNyX6DaMvwPRplIlSpos2ifcqKTnT9fPXUNdJmh67TukpxPNVsOoBk3qLdtKkGnWTZQ/Z5k8wkeE9cAXZcF5rnIyDAzE6Zr/ZPizaKBYK3jB4h0b5IGX31iKnkIBi9Wug= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ju9HgQ8Q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=W9YC0jei; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ju9HgQ8Q"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="W9YC0jei" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6251BZSx2665149 for ; Thu, 5 Mar 2026 06:21:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rgaCGe2HP5UpbVXKB+EsAI8njddCU+iXqu2dkviOtjA=; b=ju9HgQ8QDLzph2X2 xcDGeWw8SDOnOkvNNbt49XN4ZK+XhDud5SLcq0Ghl1tvktnW2BjVxoexEvKd3IQg QDZZ8u0G2DkHpJ5Uck7sp2jum/GBWLKHCaigUwZ003HZm1LismPGqN1kyiGdphzd cQxtKl3qS39B+ozKyzA+57WMI4NcvDONPwoguFukPRUOEHrsuBaC8BHxGSXaOWY+ E+Y3H/bDoKGtm/uPPpMmUw9NIox+WUwghBOxxcLzwOoSPeZeuQFD5nN2daV3jl6q nM8T2ttith7sadvyGNney6CIhS3wwj2SoMler+1/clVjqTX8YwYWXqEXmnlGHfxP G41tfQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cpuhb1gfn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 05 Mar 2026 06:21:03 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-358df8fbd1cso7110011a91.0 for ; Wed, 04 Mar 2026 22:21:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772691663; x=1773296463; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rgaCGe2HP5UpbVXKB+EsAI8njddCU+iXqu2dkviOtjA=; b=W9YC0jeiO4xTZ+Hr1GTiNBiFd/sMGQ9+BLzoCTQNRCOzaTcFlo3+s7du05QuUF4zFK m+aXtPLs/pM/Hmjcr0BNG08Stl7BNrJWnaLkI7g7TINCTzvIHFhmkYtVTyeNM5zjGTaC k9234w/cFdgRefd5/8m8IpbidIdB73BlcUGWKb2DEFwG0n+UfQfvl3o18WXq2EsLzOFo r7NEhcrNvI9LPtc5F7mtPHNfbAyTnZbkYOdpiUbHBWW4c/ZvG8YFsyz5s+Gohjnqufm1 RE9LQzCVwh8krcq26IEersEwl1BADq1OCyW/i7ccBf9yN7PYy57bssD5f+WiaCoO0qWI igAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772691663; x=1773296463; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=rgaCGe2HP5UpbVXKB+EsAI8njddCU+iXqu2dkviOtjA=; b=YPWrHinlNLGhVlQYn7cxhRWD76xi1QcmD0OJ3oE0dcO2DIdtdqe8psd8/o9uwonRlm RCSogx15/rTb90xrjbsdrpAehHAM5bjxaLh/1pnjwMEiXWFOUqQmy7werMBq4nh7fyDG wi0JT94sUjUIaAvjxfgL+eTQJF7kx48JkkxHaIIrcWJ5ppuDFJ+yJHmD6WWVKk7GNVdX uXwQ5s0OK8ju8e/leQzOsfttWZEMLgctyX6xhyJakdcrClenrSGm1MJeHYJAovclNcbr 4qbdeYl0TaiYp7965j6FvNk+4wnalgbLK1yx/bo3U8CI7s5/Axen1sOaDruuM0j2oRsi 5i7Q== X-Forwarded-Encrypted: i=1; AJvYcCU8xkkvbHNxoIjRH+yxTvAF0S7doXS4YheTSZfwmwOcr+unCs0iPdeiVxjwkz+aHgXunUTNzUg+OmjFtQ==@vger.kernel.org X-Gm-Message-State: AOJu0YwG/O0gvDQaa25lXzoipbklr73aiXaEE1pymzTilif7jqM55Ad2 BN3jFgas5O8Xl7q34EfoYKO6/Ridp3Nhk6erGBSaIRbhk85Lx5A4+d97t4Z4YAIdEorxMl+u0fl B9GozzgQZHhTZ17QepRM5tqxMv6FmozXHIt5gqiSHaqRSRB09lz4SJpP9qPpJS5jqYw== X-Gm-Gg: ATEYQzyJA/gT48lPC+OOeBu+ysH8NZ/elm1qjaMlOUbP8GCsPBK2fpj+bRqNmtedKeD auBIkobd/KARdYBCbsqhkeox5BwluhhOkNJPbniZpdnfaaB+sgkap+HnLbN4PschcUmnvRjaG5t imP++QoULWFvqI4ATbYV2nzBXc6eXD91MpUN201AopmAIQjtf+gy3JlUcnndT7sYG7cUJgfYIkK IqQXhZgtNG5nHfNEXGB9w6iqftuYLhXf7jsjlvm5IQG07dSMxAnbEjnKK5U9dD5TEqM2jVKNygg rjzP7bhvfPXpIP/X51kMakLw8GeYCt8a2Gi9DxEH/ZrvjaGwPYf0UDVNyq/olY+vfPmgfwkLdFY J7uB7UckQCxkU5+31Hgd/aT3M0XSFOoeYP7d/1O96Mj2Yacc= X-Received: by 2002:a17:90b:5386:b0:354:bfb7:db13 with SMTP id 98e67ed59e1d1-359a6a922b5mr4188033a91.35.1772691663122; Wed, 04 Mar 2026 22:21:03 -0800 (PST) X-Received: by 2002:a17:90b:5386:b0:354:bfb7:db13 with SMTP id 98e67ed59e1d1-359a6a922b5mr4187982a91.35.1772691662515; Wed, 04 Mar 2026 22:21:02 -0800 (PST) Received: from hu-sumk-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-359b2d38ab8sm843378a91.1.2026.03.04.22.20.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2026 22:21:02 -0800 (PST) From: Sumit Kumar Date: Thu, 05 Mar 2026 11:50:36 +0530 Subject: [PATCH v2 1/2] PCI: API changes for multi-port controller support Precedence: bulk X-Mailing-List: linux-tegra@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260305-dt-parser-v2-1-85836db8dc06@oss.qualcomm.com> References: <20260305-dt-parser-v2-0-85836db8dc06@oss.qualcomm.com> In-Reply-To: <20260305-dt-parser-v2-0-85836db8dc06@oss.qualcomm.com> To: Bjorn Helgaas , Jingoo Han , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Rob Herring , Krzysztof Kozlowski , Alim Akhtar , Richard Zhu , Lucas Stach , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Yue Wang , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Paul Walmsley , Greentime Hu , Samuel Holland , Chuanhua Lei , Marek Vasut , Yoshihiro Shimoda , Geert Uytterhoeven , Magnus Damm , Pratyush Anand , Thierry Reding , Jonathan Hunter Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, imx@lists.linux.dev, linux-amlogic@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-tegra@vger.kernel.org, linux-riscv@lists.infradead.org, Sumit Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1772691640; l=3103; i=sumit.kumar@oss.qualcomm.com; s=20250409; h=from:subject:message-id; bh=+S/OPWfD8jiRnySHXDwKPl0Gx38XUkXnA2tMQyqcytY=; b=TK72jjuJyknXwVLrSUwewEGuy6eruyMEMLoyVD7ZdXByX5WQ08ffPNtXIK0+Zxd2Jj9MJeA9E OHWFPph2BbeAOAPQu90/A9/51gkVzesqs0Q6tFz6anwYgEZlA0RRnh3 X-Developer-Key: i=sumit.kumar@oss.qualcomm.com; a=ed25519; pk=3cys6srXqLACgA68n7n7KjDeM9JiMK1w6VxzMxr0dnM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA1MDA0NyBTYWx0ZWRfXweyhyflfZVVp tUdPKAncJGcH3rsytngxQsUXHnLzs618CQDEIzJaTxo8W67d/65upvEYfYt8wgy4YOLNTWyNUqQ C4tbVyEdKHv9jzwwBQNehp1buvGrxpAYk5H0+7yTjSHQelrXVt417hArdn9vbzxz/EPPVtf5Q/b gXRUt+LK/mIh+egt/BUyIKxfiG8yC6Q1wvmLZ+tBAoP4AQx/D+WgVTSGVmYeyOuKEPuM9+igFkH BPnui7JCgLRpV6t/BWZVT/81lIsiuXfjkCaqxYasSQbANsCY6WLO8xn4OhM8v4w1/8YrZjao+XU P/BGSr9m9beldIQSm4k06Isio0mvFVftHYdZnWkEHL42AunBjT6oQqNVIVkzDUdq3bxVclqULyD idWRkhCV1jnEaTaRrDPEW8qwBIwhCagCaJu/unezHs/7sFVLUhP1epOLnD6vRrL36IJOw2zsidT BQOHnoyLxceKJCunf0g== X-Proofpoint-GUID: iihPp8f5n4-y7M4pl04FmMdgxABMcD7A X-Authority-Analysis: v=2.4 cv=SqydKfO0 c=1 sm=1 tr=0 ts=69a920cf cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=ujblt7VnwxmsJrSXvRcA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-ORIG-GUID: iihPp8f5n4-y7M4pl04FmMdgxABMcD7A X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-05_01,2026-03-04_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 bulkscore=0 spamscore=0 suspectscore=0 impostorscore=0 adultscore=0 clxscore=1015 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603050047 For multi-port controllers, equalization preset properties should be specified in individual Root Port nodes rather than the controller node, allowing each port to have its own configuration. Change of_pci_get_equalization_presets() to accept a device_node pointer. This allows parsing equalization presets from any device tree node, which is needed for multi-port PCIe controllers. Signed-off-by: Sumit Kumar --- drivers/pci/of.c | 6 ++++-- drivers/pci/pci.h | 2 ++ 2 files changed, 6 insertions(+), 2 deletions(-) diff --git a/drivers/pci/of.c b/drivers/pci/of.c index 3579265f119845637e163d9051437c89662762f8..d09eff40b523c920c9ca3eaa64f784765b3c5bf8 100644 --- a/drivers/pci/of.c +++ b/drivers/pci/of.c @@ -971,6 +971,7 @@ EXPORT_SYMBOL_GPL(of_pci_get_slot_power_limit); * of_pci_get_equalization_presets - Parses the "eq-presets-Ngts" property. * * @dev: Device containing the properties. + * @node: Device tree node containing the properties. * @presets: Pointer to store the parsed data. * @num_lanes: Maximum number of lanes supported. * @@ -981,6 +982,7 @@ EXPORT_SYMBOL_GPL(of_pci_get_slot_power_limit); * errno otherwise. */ int of_pci_get_equalization_presets(struct device *dev, + struct device_node *node, struct pci_eq_presets *presets, int num_lanes) { @@ -988,7 +990,7 @@ int of_pci_get_equalization_presets(struct device *dev, int ret; presets->eq_presets_8gts[0] = PCI_EQ_RESV; - ret = of_property_read_u16_array(dev->of_node, "eq-presets-8gts", + ret = of_property_read_u16_array(node, "eq-presets-8gts", presets->eq_presets_8gts, num_lanes); if (ret && ret != -EINVAL) { dev_err(dev, "Error reading eq-presets-8gts: %d\n", ret); @@ -998,7 +1000,7 @@ int of_pci_get_equalization_presets(struct device *dev, for (int i = 0; i < EQ_PRESET_TYPE_MAX - 1; i++) { presets->eq_presets_Ngts[i][0] = PCI_EQ_RESV; snprintf(name, sizeof(name), "eq-presets-%dgts", 8 << (i + 1)); - ret = of_property_read_u8_array(dev->of_node, name, + ret = of_property_read_u8_array(node, name, presets->eq_presets_Ngts[i], num_lanes); if (ret && ret != -EINVAL) { diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index 34f65d69662e9f61f0c489ec58de2ce17d21c0c6..72fa6db95b8a75f6e69b8019d1eb2262b6a46c13 100644 --- a/drivers/pci/pci.h +++ b/drivers/pci/pci.h @@ -965,6 +965,7 @@ void pci_release_bus_of_node(struct pci_bus *bus); int devm_of_pci_bridge_init(struct device *dev, struct pci_host_bridge *bridge); bool of_pci_supply_present(struct device_node *np); int of_pci_get_equalization_presets(struct device *dev, + struct device_node *node, struct pci_eq_presets *presets, int num_lanes); #else @@ -1013,6 +1014,7 @@ static inline bool of_pci_supply_present(struct device_node *np) } static inline int of_pci_get_equalization_presets(struct device *dev, + struct device_node *node, struct pci_eq_presets *presets, int num_lanes) { -- 2.34.1