From: Jon Hunter <jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
To: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>,
Thierry Reding
<thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
Alexandre Courbot
<gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Cc: linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH 8/8] soc: tegra: pmc: Ensure GPU partition can be toggled on/off by PMC
Date: Fri, 12 Feb 2016 09:38:46 +0000 [thread overview]
Message-ID: <56BDA826.2000304@nvidia.com> (raw)
In-Reply-To: <1455213806-21871-9-git-send-email-jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
On 11/02/16 18:03, Jon Hunter wrote:
> For Tegra124 and Tegra210, the GPU partition cannot be toggled on and
> off via the APBDEV_PMC_PWRGATE_TOGGLE_0 register. For these devices, the
> partition is simply powered up and down via an external regulator.
> Describe in the PMC SoC data in which devices the GPU partition can be
> controlled via the APBDEV_PMC_PWRGATE_TOGGLE_0 register and ensure that
> no one can incorrectly try to toggle the GPU partition via the
> APBDEV_PMC_PWRGATE_TOGGLE_0 register.
>
> Furthermore, because we cannot use the APBDEV_PMC_PWRGATE_STATUS_0
> register to determine if the GPU partition is powered, use the
> APBDEV_PMC_CLAMP_STATUS_0 register to determine if the GPU partition
> is powered. The APBDEV_PMC_CLAMP_STATUS_0 register is bit wise
> compatible with the APBDEV_PMC_PWRGATE_STATUS_0 register and if the
> clamp is disabled (ie. the appropriate bit == 0), then this indicates
> the partition is powered.
>
> Signed-off-by: Jon Hunter <jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
> ---
> drivers/soc/tegra/pmc.c | 15 ++++++++++++++-
> 1 file changed, 14 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c
> index 8e358dbffaed..442232269df3 100644
> --- a/drivers/soc/tegra/pmc.c
> +++ b/drivers/soc/tegra/pmc.c
> @@ -52,6 +52,8 @@
> #define DPD_SAMPLE_ENABLE (1 << 0)
> #define DPD_SAMPLE_DISABLE (0 << 0)
>
> +#define CLAMP_STATUS 0x2c
> +
> #define PWRGATE_TOGGLE 0x30
> #define PWRGATE_TOGGLE_START (1 << 8)
>
> @@ -109,6 +111,7 @@ struct tegra_pmc_soc {
>
> bool has_tsense_reset;
> bool has_gpu_clamps;
> + bool has_gpu_toggle;
> };
>
> /**
> @@ -176,7 +179,10 @@ static void tegra_pmc_writel(u32 value, unsigned long offset)
>
> static inline bool tegra_powergate_state(int id)
> {
> - return (tegra_pmc_readl(PWRGATE_STATUS) & BIT(id)) != 0;
> + if (id == TEGRA_POWERGATE_3D && !pmc->soc->has_gpu_toggle)
> + return (tegra_pmc_readl(CLAMP_STATUS) & BIT(id)) == 0;
Well, this is still not right. For devices with
!pmc->soc->has_gpu_toggle, these devices have their own separate
register for removing the clamp and so the APBDEV_PMC_CLAMP_STATUS_0
register will not tell us the status. I need to look at this some more.
Jon
next prev parent reply other threads:[~2016-02-12 9:38 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-11 18:03 [PATCH 0/8] soc: tegra: pmc: Various fixes Jon Hunter
[not found] ` <1455213806-21871-1-git-send-email-jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-11 18:03 ` [PATCH 1/8] soc: tegra: pmc: Remove non-existing L2 partition for Tegra124 Jon Hunter
2016-02-11 18:03 ` [PATCH 2/8] soc: tegra: pmc: Restore base address on probe failure Jon Hunter
2016-02-11 18:03 ` [PATCH 3/8] soc: tegra: pmc: Protect public functions from potential race conditions Jon Hunter
2016-02-11 18:03 ` [PATCH 4/8] soc: tegra: pmc: Change powergate and rail IDs to be an unsigned type Jon Hunter
2016-02-11 18:03 ` [PATCH 5/8] soc: tegra: pmc: Fix testing of powergate state Jon Hunter
2016-02-11 18:03 ` [PATCH 6/8] soc: tegra: pmc: Fix verification of valid partitions Jon Hunter
2016-02-11 18:03 ` [PATCH 7/8] soc: tegra: pmc: Remove additional check for a valid partition Jon Hunter
2016-02-11 18:03 ` [PATCH 8/8] soc: tegra: pmc: Ensure GPU partition can be toggled on/off by PMC Jon Hunter
[not found] ` <1455213806-21871-9-git-send-email-jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-12 9:38 ` Jon Hunter [this message]
[not found] ` <56BDA826.2000304-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-12 17:25 ` Thierry Reding
2016-02-12 18:51 ` Jon Hunter
2016-02-15 12:38 ` [PATCH V2] " Jon Hunter
[not found] ` <1455539891-6508-1-git-send-email-jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-26 16:06 ` Mathieu Poirier
[not found] ` <CANLsYkwCx13YszW-67F2_KDwxgpzwKQft4eOpJvVM1nkNXGpXQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2016-02-26 16:43 ` Jon Hunter
[not found] ` <56D0809E.6060400-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-26 17:47 ` Mathieu Poirier
2016-02-11 18:15 ` [PATCH 0/8] soc: tegra: pmc: Various fixes Jon Hunter
[not found] ` <56BCCFCA.4010009-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2016-02-11 22:13 ` Mathieu Poirier
2016-02-25 16:56 ` Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56BDA826.2000304@nvidia.com \
--to=jonathanh-ddmlm1+adcrqt0dzr+alfa@public.gmane.org \
--cc=gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org \
--cc=thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).