messages from 2026-10-29 11:23:50 to 2026-10-30 10:36:56 UTC [more...]
[PATCH v3 00/10] Make the 32-bit ARM DMA API work with normal IOMMU DMA default domains (+ Tegra PoC)
2026-10-30 10:36 UTC (4+ messages)
[PATCH v2] pwm: tegra: Fix value discarding for duty and period
2026-10-30 10:04 UTC (3+ messages)
[PATCH v5 00/11] drm/tegra: Add support for Tegra20/Tegra30 8-bit CPU interface
2026-10-30 10:02 UTC (16+ messages)
` [PATCH v5 01/11] drm: Add MIPI DBI bus support
` [PATCH v5 02/11] dt-bindings: display: panel: Document Hitachi TX10D07VM0BAA and LG LH400WV3 panels
` [PATCH v5 03/11] drm/panel: Add Hitachi TX10D07VM0BAA MIPI DBI Type B panel driver
` [PATCH v5 04/11] drm/panel: Add LG LH400WV3-SD04 "
` [PATCH v5 05/11] drm/tegra: dc: Refactor and expand header
` [PATCH v5 06/11] dt-bindings: display: tegra: Document Tegra20 DSI port
` [PATCH v5 07/11] drm/tegra: Make panel parsing by tegra_output_probe() optional
` [PATCH v5 08/11] drm/tegra: Convert to use atomic versions of drm_encoder_helper_funcs
` [PATCH v5 09/11] drm/tegra: rgb: Parameterize configuration based on bus flags
` [PATCH v5 10/11] dt-bindings: display: tegra: Document 8-bit CPU parallel interface
` [PATCH v5 11/11] drm/tegra: Add support for 8-bit CPU interface
[PATCH v7 0/5] cpufreq: CPPC: Preserve OSPM-set registers across hotplug and unload
2026-10-30 9:33 UTC (6+ messages)
` [PATCH v7 2/5] cpufreq: CPPC: Keep the policy across CPU hotplug
` [PATCH v7 3/5] ACPI: CPPC: Make autonomous selection helpers take a u64
` [PATCH v7 4/5] cpufreq: CPPC: Preserve OSPM-set registers across hotplug and unload
` [PATCH v7 5/5] cpufreq: CPPC: Preserve OSPM-set registers across suspend/resume
` [PATCH v7 1/5] ACPI: CPPC: Order performance-control updates
[PATCH v16 00/18] PCI/CXL: Add CXL reset support for Type 2 devices
2026-10-30 9:22 UTC (32+ messages)
` [PATCH v16 01/18] cxl: Clarify decoder interleave limit
` [PATCH v16 02/18] cxl: Share CXL port upstream PCI device lookup
` [PATCH v16 03/18] cxl: Move decoder declarations to shared header
` [PATCH v16 04/18] cxl: Embed decoder configuration in a standalone structure
` [PATCH v16 05/18] cxl: Introduce endpoint HDM decoder settings
` [PATCH v16 06/18] cxl: Move HDM decoder helpers to built-in code
` [PATCH v16 07/18] cxl: Share HDM decoder register unpacking
` [PATCH v16 08/18] cxl: Move cxl_rwsem into built-in code
` [PATCH v16 09/18] cxl: Refresh cached PCI HDM decoder settings
` [PATCH v16 10/18] cxl: Build register block helpers into the kernel
` [PATCH v16 11/18] PCI/CXL: Cache endpoint HDM state during PCI enumeration
` [PATCH v16 12/18] PCI/CXL: Add CXL Device Reset sequencing
` [PATCH v16 13/18] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v16 14/18] PCI/CXL: Reject reset with unsafe function scope
` [PATCH v16 15/18] PCI/CXL: Restore CXL state after PCI reset
` [PATCH v16 16/18] PCI/CXL: Expose CXL Reset as a PCI reset method
` [PATCH v16 17/18] PCI/CXL: Restore CXL state after CXL bus reset
` [PATCH v16 18/18] cxl: Add KUnit checks for HDM decoder unpacking
[PATCH v2 0/5] PCI: dwc: Clean up RAS-DES and register field handling
2026-10-30 8:32 UTC (3+ messages)
[PATCH v7 00/16] iommufd: vIOMMUs and TSM guest requests for confidential guests
2026-10-30 7:54 UTC (14+ messages)
` [PATCH v7 08/16] iommufd/viommu: Keep a reference to the KVM file
` [PATCH v7 10/16] iommufd: Add the vdevice TSM request ioctl
` [PATCH v7 13/16] iommufd/viommu: Select vIOMMU operations before allocation
[PATCH] arm64: defconfig: Enable DWMAC_DWC_QOS_ETH as module
2026-10-30 7:02 UTC
[PATCH] drm/tegra: Fix dma-buf reference on import errors
2026-10-30 5:32 UTC (2+ messages)
[PATCH 00/35] drm/panel: let the panels use the atomic state
2026-10-30 3:06 UTC (3+ messages)
` [PATCH 20/35] drm/sun4i: set the panel orientation on the connector
[PATCH v15 00/16] PCI/CXL: Add CXL reset support for Type 2 devices
2026-10-30 1:43 UTC (19+ messages)
` [PATCH v15 09/16] PCI/CXL: Cache endpoint HDM state during PCI enumeration
` [PATCH v15 10/16] PCI/CXL: Add CXL Device Reset sequencing
` [PATCH v15 11/16] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v15 13/16] PCI/CXL: Restore CXL state after PCI reset
` [PATCH v15 16/16] tools/testing/cxl: Add HDM decoder range checks
[PATCH v5 0/2] Add SMCCC cache clean/invalidate provider
2026-10-29 23:21 UTC (3+ messages)
` [PATCH v5 2/2] cache: add SMCCC-backed cache invalidate provider
[PATCH 5.10.y] serial: tegra: Add missing clk_disable_unprepare() in tegra_uart_hw_init()
2026-10-29 18:43 UTC (2+ messages)
[PATCH] PCI/CXL: Flush host and device caches for CXL bus reset
2026-10-29 18:09 UTC (2+ messages)
[RFC PATCH 0/6] dma-buf: Phase out is_signaled() race
2026-10-29 16:00 UTC (9+ messages)
` [RFC PATCH 1/6] dma-buf: dma-fence: Add flags parameter to dma_fence_init()
` [RFC PATCH 5/6] dma-buf: dma-fence: Close race in dma_fence_is_signaled() by default
[PATCH v3 0/2] dmaengine: share virt-dma synchronization and use it for UART APDMA
2026-10-29 12:13 UTC (3+ messages)
` [PATCH v3 1/2] dmaengine: virt-dma: share the DMAengine synchronization callback
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox